Home
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • Čeština
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • Latviešu
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Browse by Type

Browsing by Type "proceedings-article"

  • 0-9
  • A
  • B
  • C
  • D
  • E
  • F
  • G
  • H
  • I
  • J
  • K
  • L
  • M
  • N
  • O
  • P
  • Q
  • R
  • S
  • T
  • U
  • V
  • W
  • X
  • Y
  • Z
Results Per Page
Sort Options
  • Publication
    A review on harmonic mitigation method for non-linear load in electrical power system
    ( 2021)
    Muhamad Hafiz Ab Aziz
    ;
    Muhammad Mokhzaini Azizan
    ;
    Zaliman Sauli
    ;
    Mohd Wafiuddin Yahya
  • Publication
    A review on harmonic mitigation method for non-linear load in electrical power system
    ( 2021)
    Muhamad Hafiz Ab Aziz
    ;
    Muhammad Mokhzaini Azizan
    ;
    Zaliman Sauli
    ;
    Mohd Wafiuddin Yahya
  • Publication
    A review on the Skyrme Hartree-Fock model and related topics
    ( 2017)
    Nooraihan Abdullah
    ;
    Khairul Anwar Mohamad Khazali
    ;
    Zaliman Sauli
  • Publication
    An Analysis of Interpolation Implementation for LNS Addition and Subtraction Function in Positive Region
    ( 2016)
    Siti Zarina Md Naziri
    ;
    Rizalafande Che Ismail
    ;
    Ali Yeon Md Shakaff
    Interpolation is among of the most popular approach used in approximating the values in logarithmic number system (LNS) arithmetic design. This method that often combines with lookup tables (LUTs) manages to produce efficient LNS design in area, latency and accuracy. Current research proves that the combination of interpolators with co-transformation in LNS subtraction had shown extreme improvements in terms of speed and area, which is comparable to floating point (FLP) performance. Taking the advantage, this research had been conducted to analyze the implementation of these three interpolators, which are Taylor, Lagrange and modified Lagrange, in a 32-bit environment of the LNS addition and subtraction procedures with the first-order co-transformation in positive region. The designs were analyzed in two categories, which are the accuracy towards FLP and the total memory consumption. The best interpolator was selected based on the most optimum area consumption design with manageable accuracy in FLP limit. The outcome of this analysis could benefit further improvements in LNS design.
  • Publication
    Application of PSO to determine the HEPWM switching angles of a three phase cascaded multilevel inverter
    ( 2015)
    Baharuddin Ismail
    ;
    Syed Idris Syed Hassan
    ;
    Mohd Hafiz Arshad
    ;
    Muzamir Isa
    ;
    Rizalafande Che Ismail
    ;
    Mohamad Nur Khairul Hafizi Rohani
  • Publication
    Application of PSO to determine the HEPWM switching angles of a three phase cascaded multilevel inverter
    ( 2015)
    Baharuddin Ismail
    ;
    Syed Idris Syed Hassan
    ;
    Mohd Hafiz Arshad
    ;
    Muzamir Isa
    ;
    Rizalafande Che Ismail
    ;
    Mohamad Nur Khairul Hafizi Rohani
  • Publication
    Arithmetic addition and subtraction function of logarithmic number system in positive region: An investigation
    ( 2015)
    Siti Zarina Md Naziri
    ;
    Rizalafande Che Ismail
    ;
    Ali Yeon Md Shakaff
    Logarithmic number system or LNS has become an optimal choice in digital image processing instead of floating point (FP) system based on latest researches in LNS. Digital image processing which deals with a lot of complex operations such as multiplication and division, makes LNS as a great choice of implementation. However, the implementation had been restricted by the addition and subtraction function in LNS arithmetic as these functions entail complex procedures and circuitry. As its huge potential to be a substitution of FP, there is an urgent need for LNS to improve the performance of both operations. Hence, various studies had been conducted in this area, however most of the research concern the implementation of these operations in the negative region. Therefore, this study is conducted with the objective on the exploration of both LNS addition and subtraction operations in the positive region and highlights the potential areas for design modifications and improvements. Then, these enhancements will be combined with other arithmetic functions in creating an optimum LNS design to be utilized in any digital image processing system.
  • Publication
    Breast surface variation phase map analysis with digital fringe projection
    ( 2019)
    Wan Mokhzani Wan Norhaimi
    ;
    Zaliman Sauli
    ;
    Hasnizah Aris
    ;
    Mukhzeer Mohamad Shahimin
    ;
    MAM Azmi
    ;
    K Wong
    ;
    Vithyacharan Retnasamy
    ;
    Rajendaran Vairavan
    ;
    Christopher R. Valenta
    ;
    Masafumi Kimata
  • Publication
    Characterization of silica powder prepared from acid leaching and thermal treatment of RHA
    ( 2024)
    Mudrikah Sofia Mahmud
    ;
    Farah Diana Mohd Daud
    ;
    Norshahida Sarifuddin
    ;
    Hafizah Hanim Mohd Zaki
    ;
    Norhuda Hidayah Nordin
    ;
    Nur Farahiyah Mohammad
  • Publication
    Design and implementation of bluetooth microcontroller in system-on-chip (SoC)
    ( 2024)
    Hang Suan Wang
    ;
    Asral Bahari Jambek
    ;
    Zulfiqar Ali Bin Abd Aziz
    ;
    Mohd Nazrin Md Isa
    ;
    Azizi Harun
    ;
    Shaiful Nizam Mohyar
  • Publication
    Development of copper busbar by silver plating under non-linear load operation using finite element method (FEM)
    ( 2023)
    M. H. A. Aziz
    ;
    M. M. Azizan
    ;
    Zaliman Sauli
    ;
    M. W. Yahya
  • Publication
    Development of copper busbar by silver plating under non-linear load operation using finite element method (FEM)
    ( 2023)
    Muhamad Hafiz Ab Aziz
    ;
    M. M. Azizan
    ;
    Zaliman Sauli
    ;
    Mohd Wafiuddin Yahya
  • Publication
    Development of green-Naghdi level I equation
    ( 2024)
    Siti Maryam Hafiza Mohd Kanafiah
    ;
    Nursalasawati Rusli
    ;
    Mohd Ridza Mohd Haniffah
  • Publication
    Development of universal OCDMA DW code family equation and structure
    ( 2024)
    Syed Mohammad Ammar
    ;
    Norshamsuri Ali @ Hasim
    ;
    Mohamad Naufal Mohamad Saad
    ;
    Syed Alwee Aljunid Syed Junid
    ;
    Rosdisham Endut
  • Publication
    Double layer controller for distributed software defined network in mitigating cyber attacks
    ( 2024)
    M. Y. Wong
    ;
    Naimah Yaakob
    ;
    Mohd Rashidi Che Beson
    ;
    Nur Idawati Md Enzai
    ;
    R Badlishah Ahmad
  • Publication
    Electrical energy consumption monitoring system over internet of things
    ( 2024)
    Mohd Shahril Affandi Abdul Majid
    ;
    Rosemizi Abd Rahim
    ;
    Junita Mohd Nordin
  • Publication
    First level interconnection based on optimization of Cu stud bump for chip to chip package
    ( 2018)
    Mary Rose Lim
    ;
    Zaliman Sauli
    ;
    Hanizah Aris
    ;
    Vithyacharan Retnasamy
    ;
    Edward W.C.L.
    ;
    Kesvakumar Muniandy
    ;
    Najeeba Khan
    ;
    C. S. Foong
  • Publication
    Hardware Design of Combinational 128-bit Camellia Symmetric Cipher using 0.18µm Technology
    ( 2022)
    Chawalit Udom Sak
    ;
    Siti Zarina Md Naziri
    ;
    Rizalafande Che Ismail
    ;
    Mohd Nazrin Md Isa
    ;
    Razaidi Hussin
    Camellia is another symmetric key block cipher with a 128-bit block size and key sizes of 128, 192, and 256 bits. As the hardware version of cipher implementation is getting popular, the Camellia hardware design should be constantly improved in terms of performance. The key aim of this research is to design and implement the improved version of Camellia cipher using custom-based approach based on 0.18µm technology. The new hardware Camellia design is synthesized using timing, area and power constraints to achieve less area, less power and high-speed design. Finally the results are been compared and analyzed with previous implementation in terms of performance parameters. The design is described using Verilog HDL and been verified using functional simulation from the Modelsim-Intel FPGA, while Synopsys had been utilized for synthesis process. Based on the generated synthesis reports, the total area consumed by the design on ASIC platform is 1294.11-unit area with a total cell area of 1176.25-unit area, while the total power consumption is 0.1245mW, and an increased speed of more than 80% as compared to previous design. In conclusion, this design had achieved better performance compared to previous design.
  • Publication
    Hybrid logarithmic number system arithmetic unit: A review
    ( 2013)
    Rizalafande Che Ismail
    ;
    M.K Zakaria
    ;
    Sohiful Anuar Zainol Murad
    Logarithmic number system (LNS) arithmetic has the advantages of high performance and high-precision in complex function computation. However, the large hardware problem in LNS addition/subtraction computation has made the large word-length LNS arithmetic implementation impractical. In this paper, the concept of merging the LNS and Floating Point (FLP) operation into a single arithmetic logic unit (ALU) that can execute addition/subtraction and division/multiplication more faster, precise and less complicated has been reviewed. The advantages of using hybrid system were highlighted while comparing and explaining about FLP and LNS.
  • Publication
    Implementation of LNS addition and subtraction function with co-transformation in positive and negative region: A comparative analysis
    ( 2016)
    Siti Zarina Md Naziri
    ;
    Rizalafande Che Ismail
    ;
    Ali Yeon Md Shakaff
    The European Logarithmic Microprocessor (ELM) had been an outstanding breakthrough in logarithmic number system (LNS) research history. The processor successfully reaches the par ability of floating-point (FLP) processor with its rapid and accurate design towards FLP. The design was able to improve the LNS addition and subtraction procedure, which are the drawbacks of any implementation of LNS arithmetic. ELM's subtraction operation had adopted a unique approach, which is the first-order co-transformation to overcome the singularity-to-zero issue of the non-linear function in negative region. Therefore, this research had been introduced to extensively compare and analyze the ELM-based addition and subtraction procedures with the same co-transformation technique implemented in positive region. In achieving this, two aspects are considered, which are the accuracy towards FLP and the memory consumption of both procedures in both regions. Conclusively, the exact ELM-based implementation in positive region of both operations could be realized and achieved comparable accuracy and memory area with a slight modification of the operation procedure. The outcome of this analysis could benefit further investigation of optimizing the LNS design for hardware implementation.
  • About Us
  • Contact Us
  • Policies