Home
  • English
  • ÄŒeÅ¡tina
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • LatvieÅ¡u
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • ÄŒeÅ¡tina
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • LatvieÅ¡u
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Resources
  3. UniMAP Index Publications
  4. Publications 2021
  5. Analysis of Symmetrical and Asymmetrical Multilevel Inverter using GWO Algorithm
 
Options

Analysis of Symmetrical and Asymmetrical Multilevel Inverter using GWO Algorithm

Journal
Proceedings of 2021 2nd Information Technology to Enhance E-Learning and other Application Conference, IT-ELA 2021
Date Issued
2021-01-01
Author(s)
Muhammad Zaid Aihsan
Universiti Malaysia Perlis
Muhammad Izuan Fahmi Romli
Universiti Malaysia Perlis
Mohd Saifizi Saidon
Universiti Malaysia Perlis
Wan Azani Wan Mustafa
Universiti Malaysia Perlis
Liew Hui Fang
Universiti Malaysia Perlis
Alkhayyat A.
Darghaoth A.M.H.
DOI
10.1109/IT-ELA52201.2021.9773394
Handle (URI)
https://hdl.handle.net/20.500.14170/5165
Abstract
This article presents a single-phase multilevel inverter with reduced switches technique to generate 9-level output voltage waveform during symmetric operation and 17-level output voltage waveform during asymmetric operation. The generation of firing angles for each power switches are tuned by using the Grey Wolf Optimization technique. The purpose of this study is to investigate the capability of the propose multilevel circuit on handling the different voltage injection to form the symmetrical and asymmetrical operation in a real hardware implementation. The proposed topology only used 10 units of power switches to from 17-level output voltage waveform compared to the conventional multilevel topology which requires 32 units of power switches. The reduction of power switches has significantly reduced the converter size as well as the power consumption for the controller and driver circuit. The feasibility of the proposed technique has been validated using MATLAB/Simulink software and through experimental results. The results will be focused on the harmonic performance and the amount of THD for asymmetrical is much lower compared to the symmetrical configuration.
Subjects
  • Asymmetrical | Multil...

File(s)
Research repository notification.pdf (4.4 MB)
Views
1
Acquisition Date
Mar 5, 2026
View Details
Downloads
18
Acquisition Date
Mar 5, 2026
View Details
google-scholar
  • About Us
  • Contact Us
  • Policies