Home
  • English
  • ÄŒeÅ¡tina
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • LatvieÅ¡u
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • ÄŒeÅ¡tina
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • LatvieÅ¡u
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Research Output and Publications
  3. Faculty of Electronic Engineering & Technology (FKTEN)
  4. Conference Publications
  5. Biological sequence alignments: A review of hardware accelerators and a new PE computing strategy
 
Options

Biological sequence alignments: A review of hardware accelerators and a new PE computing strategy

Journal
2014 IEEE REGION 10 SYMPOSIUM
Date Issued
2014
Author(s)
Mohd Nazrin Md Isa
Universiti Malaysia Perlis
Muhammad Imran Ahmad
Universiti Malaysia Perlis
Sohiful Anuar Zainol Murad
Universiti Malaysia Perlis
Rizalafande Che Ismail
Universiti Malaysia Perlis
Khaled Benkrid
Edinburgh University
DOI
10.1109/tenconspring.2014.6862994
Abstract
One of the most challenging tasks in sequence alignment is its repetitive and time-consuming alignment matrix computations. In addition, performing sequence alignment in hardware, i.e. FPGA requires more hardware resources as the number of processing elements is replicated to increase performance throughput. This paper first reviews the existing FPGA-based biological sequence alignment core architectures and then proposed an efficient scheduling strategy, the so-called overlap computation and configuration (OCC) towards realizing optimized biological sequence alignment core architecture targeting for pairwise sequence alignment. In this research work, double buffering-based core architecture have been proposed and implemented on Xilinx Virtex-5 FPGA. Results have shown that this approach gained more than 10K times speed-up as compared to the GPP solution.
Subjects
  • Component

  • FPGA

  • Pairwise sequence ali...

  • Systolic arrays

File(s)
Biological sequence alignments A review of hardware accelerators and a new PE computing strategy.pdf (127.27 KB)
google-scholar
Views
Downloads
  • About Us
  • Contact Us
  • Policies