Home
  • English
  • ÄŒeÅ¡tina
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • LatvieÅ¡u
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • ÄŒeÅ¡tina
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • LatvieÅ¡u
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Resources
  3. UniMAP Index Publications
  4. Publications 2017
  5. Topology Design of Extended Torus and Ring for Low Latency Network-on-Chip Architecture
 
Options

Topology Design of Extended Torus and Ring for Low Latency Network-on-Chip Architecture

Journal
Telkomnika (Telecommunication Computing Electronics and Control)
ISSN
16936930
Date Issued
2017-06-01
Author(s)
Ng Yen Phing
Tunku Abdul Rahman University of Management and Technology
Mohd Nazri Mohd Warip
Universiti Malaysia Perlis
Phak Len Al Eh Kan
Universiti Malaysia Perlis
Farah W. Zulkefli
Universiti Malaysia Perlis
R Badlishah Ahmad
Universiti Malaysia Perlis
DOI
10.12928/TELKOMNIKA.V15I1.6134
Abstract
In essence, Network-on-Chip (NoC) also known as on-chip interconnection network has been proposed as a design solution to System-on-Chip (SoC). The routing algorithm, topology and switching technique are significant because of the most influential effect on the overall performance of Network-on-Chip (NoC). Designing of large scale topology alongside the support of deadlock free, low latency, high throughput and low power consumption is notably challenging in particular with expanding network size. This paper proposed an 8x8 XX-Torus and 64 nodes XX-Ring topology schemes for Network-on-Chip to minimize the latency by decrease the node diameter from the source node to destination node. Correspondingly, we compare in differences on the performance of mesh, full-mesh, torus and ring topologies with XX-Torus and XX-Ring topologies in term of latency. Results show that XX-Ring outperforms the conventional topologies in term of latency. XX-Ring decreases the average latency by 106.28%, 14.80%, 6.7 1%, 1.73%, 442.24% over the mesh, fully-mesh, torus, XX-torus, and Ring topologies.
Subjects
  • Network latency

  • Ring topology

  • Network-on-chip

  • System-on-chip

  • Torus topology

File(s)
Research repository notification.pdf (4.4 MB)
google-scholar
Views
Downloads
  • About Us
  • Contact Us
  • Policies