Home
  • English
  • ÄŒeÅ¡tina
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • LatvieÅ¡u
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • ÄŒeÅ¡tina
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • LatvieÅ¡u
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Research Output and Publications
  3. Faculty of Electronic Engineering & Technology (FKTEN)
  4. Journal Articles
  5. High performance Systolic array core architecture design for DNA sequencer
 
Options

High performance Systolic array core architecture design for DNA sequencer

Journal
MATEC Web of Conferences
ISSN
2261-236X
Date Issued
2018
Author(s)
Dayana Saiful Nurdin
Universiti Malaysia Perlis
Mohd Nazrin Md Isa
Universiti Malaysia Perlis
Rizalafande Che Ismail
Universiti Malaysia Perlis
Muhammad Imran Ahmad
Universiti Malaysia Perlis
DOI
10.1051/matecconf/201815006009
Handle (URI)
https://www.matec-conferences.org/articles/matecconf/pdf/2018/09/matecconf_mucet2018_06009.pdf
https://hdl.handle.net/20.500.14170/2376
Abstract
This paper presents a high performance systolic array (SA) core architecture design for Deoxyribonucleic Acid (DNA) sequencer. The core implements the affine gap penalty score Smith-Waterman (SW) algorithm. This time-consuming local alignment algorithm guarantees optimal alignment between DNA sequences, but it requires quadratic computation time when performed on standard desktop computers. The use of linear SA decreases the time complexity from quadratic to linear. In addition, with the exponential growth of DNA databases, the SA architecture is used to overcome the timing issue. In this work, the SW algorithm has been captured using Verilog Hardware Description Language (HDL) and simulated using Xilinx ISIM simulator. The proposed design has been implemented in Xilinx Virtex -6 Field Programmable Gate Array (FPGA) and improved in the core area by 90% reduction.
File(s)
High Performance Systolic Array Core Architecture Design for DNA Sequencer.pdf (676.34 KB)
Views
3
Acquisition Date
Mar 5, 2026
View Details
Downloads
13
Acquisition Date
Mar 5, 2026
View Details
google-scholar
  • About Us
  • Contact Us
  • Policies