Publication:
A 3.5 GHz hybrid CMOS class E power amplifier with reverse body bias design for 5G applications
A 3.5 GHz hybrid CMOS class E power amplifier with reverse body bias design for 5G applications
| cris.author.scopus-author-id | 55975778800 | |
| cris.author.scopus-author-id | 16643180100 | |
| cris.author.scopus-author-id | 36809027100 | |
| cris.virtual.department | Universiti Malaysia Perlis | |
| cris.virtual.department | Universiti Malaysia Perlis | |
| cris.virtual.department | Universiti Malaysia Perlis | |
| cris.virtualsource.department | 6f5da097-43d0-46f5-8616-9c66217e7ee9 | |
| cris.virtualsource.department | fe956e29-82ee-486c-b764-d30fe182c2a9 | |
| cris.virtualsource.department | b4548103-e5c5-4e2b-bc80-a1606cc86a5e | |
| dc.contributor.author | Ahmad Fariz Hasan | |
| dc.contributor.author | Sohiful Anuar Zainol Murad | |
| dc.contributor.author | Faizah Abu Bakar | |
| dc.date.accessioned | 2024-09-27T01:23:32Z | |
| dc.date.available | 2024-09-27T01:23:32Z | |
| dc.date.issued | 2021-05-03 | |
| dc.description.abstract | A 3.5 GHz CMOS power amplifier (PA) using 0.18 μm Silterra process technology for 5G applications is reported. The proposed circuit consists of two stages. In the first stage, a cascade topology is adopted with a reverse body bias technique to obtain high voltage gain and minimize the current to reduce the power consumption. Meanwhile, a class-E is use in the second stage to obtain high efficiency. The simulation results of propose PA indicate that 22.6 dB of peak power gain (S21), 8.2 dBm of saturated power (Psat) and 54.6% of power added efficiency (PAE) is achieve at 3.5 GHz. These results prove that the proposed PA is suitable for low band 5G applications. | |
| dc.identifier.doi | 10.1063/5.0044534 | |
| dc.identifier.isbn | [9780735440913] | |
| dc.identifier.scopus | 2-s2.0-85105637296 | |
| dc.identifier.uri | https://hdl.handle.net/20.500.14170/4062 | |
| dc.relation.funding | Ministry of Higher Education, Malaysia | |
| dc.relation.grantno | undefined | |
| dc.relation.ispartof | AIP Conference Proceedings | |
| dc.relation.ispartofseries | AIP Conference Proceedings | |
| dc.relation.issn | 0094243X | |
| dc.title | A 3.5 GHz hybrid CMOS class E power amplifier with reverse body bias design for 5G applications | |
| dc.type | Conference Proceeding | |
| dspace.entity.type | Publication | |
| oaire.citation.volume | 2339 | |
| oairecerif.affiliation.orgunit | Universiti Malaysia Perlis | |
| oairecerif.affiliation.orgunit | Universiti Malaysia Perlis | |
| oairecerif.affiliation.orgunit | Universiti Malaysia Perlis | |
| oairecerif.author.affiliation | Universiti Malaysia Perlis | |
| oairecerif.author.affiliation | Universiti Malaysia Perlis | |
| oairecerif.author.affiliation | Universiti Malaysia Perlis | |
| oairecerif.citation.number | 020016 | |
| person.identifier.orcid | #PLACEHOLDER_PARENT_METADATA_VALUE# | |
| person.identifier.orcid | #PLACEHOLDER_PARENT_METADATA_VALUE# | |
| person.identifier.orcid | #PLACEHOLDER_PARENT_METADATA_VALUE# | |
| person.identifier.scopus-author-id | 55975778800 | |
| person.identifier.scopus-author-id | 16643180100 | |
| person.identifier.scopus-author-id | 36809027100 |