Home
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • Čeština
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • Latviešu
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Resources
  3. Journals
  4. International Journal of Nanoelectronics and Materials (IJNeaM)
  5. Virtual fabrication of 14nm gate length n-Type double gate MOSFET
 
Options

Virtual fabrication of 14nm gate length n-Type double gate MOSFET

Journal
International Journal of Nanoelectronics and Materials (IJNeaM)
ISSN
1985-5761
Date Issued
2023-01
Author(s)
N. H. N. M. Nizam
Universiti Teknikal Malaysia Melaka
Afifah Maheran A. H
Universiti Teknikal Malaysia Melaka
F. Salehuddin
Universiti Teknikal Malaysia Melaka
K. E. Kaharudin
Lincoln University College
Noor Faizah Z. A
Limkokwing University of Creative Technology
Handle (URI)
https://ijneam.unimap.edu.my/
https://ijneam.unimap.edu.my/images/PDF/IJNEAM%20JAN%202023/Vol_16_January_2023_43-51.pdf
https://hdl.handle.net/20.500.14170/14055
Abstract
Due to Moore's law, it is that predicted the channel length of a metal-oxide-semiconductor Field Effect Transistor (MOSFET) will tend to shrink from the submicron to the nanoscale size. Thus, precision in the manufacturing process has become crucial. This study describes the virtual fabrication as well as the electrical characteristics of a 14nm NMOS double gate with a bilayer graphene/high-K/metal gate. In this device, Hafnium Dioxide (HfO2) is employed as a high-k material, and Tungsten Silicide (WSix) is used as a metal gate. Several Silvaco TCAD Tools, including ATHENA and ATLAS, were utilized in the fabrication and simulation of the device, respectively. According to the simulation results, the optimal threshold voltage (VTH), drive current (ION), and leakage current (IOFF) and subthreshold slope (SS) values are 0.2059 V, 797.5650 μA/μm. 29.5794 nA/μm, and 89.1712x10-3 V respectively. The findings of this research showed that the efficiency of this 14nm double gate n-type MOSFET device is satisfactory because the threshold voltage and leakage current parameters are in accordance with ITRS 2013, and that it may have been utilized as a utility man in future modelling and optimization efforts.
Subjects
  • Bilayer Graphene

  • Double gate-MOSFET

  • High-K/Metal gate

File(s)
Virtual fabrication of 14nm gate length n-Type double gate MOSFET .pdf (899.16 KB)
google-scholar
Views
Downloads
  • About Us
  • Contact Us
  • Policies