Home
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • Čeština
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • Latviešu
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Resources
  3. Journals
  4. International Journal of Nanoelectronics and Materials (IJNeaM)
  5. High‐k gate dielectric selection for Germanium based CMOS devices
 
Options

High‐k gate dielectric selection for Germanium based CMOS devices

Journal
International Journal of Nanoelectronics and Materials (IJNeaM)
ISSN
1985-5761
Date Issued
2018-04
Author(s)
Navneet Gupta
Birla Institute of Technology and Science
Varun Haldiya
Birla Institute of Technology and Science
Handle (URI)
https://ijneam.unimap.edu.my/
https://ijneam.unimap.edu.my/images/PDF/IJNEAM%20No.%202%202018%20April/Vol_11_No_2_2018_1_119-126.pdf
https://hdl.handle.net/20.500.14170/13820
Abstract
This paper presents a systematic approach of material selection for gate oxide material in Germanium (Ge) based CMOS Devices. Various possible high‐k gate dielectrics that can be stacked with Ge substrates are Al₂O₃, HfO₂, La₂O₃, Y₂O3, ZrO₂ and Lu₂O₃. However, each of the dielectric material has its own advantages and limitations therefore it is important to select the best possible candidate. For this purpose, Technique for Order Preference by Similarity to Ideal Solution (TOPSIS) as a Multiple Attribute Decision Making (MADM) technique is used. Based on the ranking derived from TOPSIS, it is found that La₂O₃ is the most suitable material, followed by Y₂O₃ for being used as a gate dielectric in Ge‐based CMOS devices. The proposed result is in good agreement with experimental findings thus justifying the validity of the proposed study.
Subjects
  • Material Selection

  • Germanium

  • TOPSIS

  • High‐k Gate Dielectri...

  • CMOS Devices.

File(s)
High‐k Gate Dielectric Selection (773.53 KB)
Downloads
17
Last Week
1
Last Month
3
Acquisition Date
Mar 5, 2026
View Details
Views
1
Acquisition Date
Mar 5, 2026
View Details
google-scholar
  • About Us
  • Contact Us
  • Policies