Home
  • English
  • ÄŒeÅ¡tina
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • LatvieÅ¡u
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • ÄŒeÅ¡tina
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • LatvieÅ¡u
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Resources
  3. Journals
  4. International Journal of Nanoelectronics and Materials (IJNeaM)
  5. A comparative study of quantum gates and classical logic gates implemented using Solid-State Double-Gate Nano-MOSFETs
 
Options

A comparative study of quantum gates and classical logic gates implemented using Solid-State Double-Gate Nano-MOSFETs

Journal
International Journal of Nanoelectronics and Materials (IJNeaM)
ISSN
1985-5761
Date Issued
2016-07
Author(s)
Ooi Chek Yee
Universiti Tunku Abdul Rahman
Lim Soo King
Universiti Tunku Abdul Rahman
Handle (URI)
https://ijneam.unimap.edu.my/
https://ijneam.unimap.edu.my/images/PDF/IJNEAM%20No.%202%202016/Vol_9_No_2_2016_3_123-132.pdf
https://hdl.handle.net/20.500.14170/2764
Abstract
The purpose of this paper is to compare the operations of silicon-based solid-state quantum computer with classical logic gate made of double-gate (DG) nano-MOSFETs. Quantum gates, such as quantum NOT gate, controlled-NOT (CNOT) and quantum register are studied. On the other hand, classical computer gates, such as NOT gate, NOR gate, NAND gate, XOR gate and XNOR gate are described. Silicon-based solid-state quantum computer operates well at extremely low cryogenic temperature (77K) as shown by oscillation of electron density profiles of the silicon-based nanodevices. Unitary matrix which specifies a valid quantum gate is proven in this study. The intrinsic delay of the classical NOT gate is calculated from simulation output data and the current-voltage (I-V) characteristic of the DG nano-MOSFET, which is used to construct the NOT gate, is plotted and studied. The motivation of this study is to investigate ways to implement quantum computer with silicon-based DG nano-MOSFET implanted with phosphorus donor atoms.
Subjects
  • Quantum computing

  • Nanodevices

  • Silicon semiconductor...

File(s)
A comparative study of quantum gates and classical logic gates implemented using Solid-State Double-Gate Nano-MOSFETs.pdf (341.05 KB)
google-scholar
Views
Downloads
  • About Us
  • Contact Us
  • Policies