Publication:
A efficacy of different buffer size on latency of network on chip (NoC)

cris.author.scopus-author-id 57193141836
cris.author.scopus-author-id 37005452000
cris.author.scopus-author-id 58902890800
cris.author.scopus-author-id 57193135478
dc.contributor.author Zulkefli F.W.B.
dc.contributor.author Ehkan P.
dc.contributor.author Warip M.N.M.
dc.contributor.author Phing N.Y.
dc.date.accessioned 2024-12-11T07:43:41Z
dc.date.available 2024-12-11T07:43:41Z
dc.date.issued 2019-06-01
dc.description.abstract Moore's prediction has been used to set targets for research and development in semiconductor industry for years now. A burgeoning number of processing cores on a chip demand competent and scalable communication architecture such as network-on-chip (NoC). NoC technology applies networking theory and methods to on-chip communication and brings noteworthy improvements over conventional bus and crossbar interconnections. Calculated performances such as latency, throughput, and bandwidth are characterized at design time to assured the performance of NoC. However, if communication pattern or parameters set like buffer size need to be altered, there might result in large area and power consumption or increased latency. Routers with large input buffers improve the efficiency of NoC communication while routers with small buffers reduce power consumption but result in high latency. This paper intention is to validate that size of buffer exert influence to NoC performance in several different network topologies. It is concluded that the way in which routers are interrelated or arranged affect NoC’s performance (latency) where different buffer sizes were adapted. That is why buffering requirements for different routers may vary based on their location in the network and the tasks assigned to them.
dc.identifier.doi 10.11591/eei.v8i2.1422
dc.identifier.scopus 2-s2.0-85071376991
dc.identifier.uri https://hdl.handle.net/20.500.14170/10087
dc.relation.grantno undefined
dc.relation.ispartof Bulletin of Electrical Engineering and Informatics
dc.relation.ispartofseries Bulletin of Electrical Engineering and Informatics
dc.relation.issn 20893191
dc.rights open access
dc.subject Buffer | Latency | Network-on-Chip | Router
dc.title A efficacy of different buffer size on latency of network on chip (NoC)
dc.type Journal
dspace.entity.type Publication
oaire.citation.endPage 442
oaire.citation.issue 2
oaire.citation.startPage 438
oaire.citation.volume 8
oairecerif.affiliation.orgunit Universiti Malaysia Perlis
oairecerif.affiliation.orgunit Universiti Malaysia Perlis
oairecerif.affiliation.orgunit Universiti Malaysia Perlis
oairecerif.affiliation.orgunit Universiti Malaysia Perlis
person.identifier.orcid #PLACEHOLDER_PARENT_METADATA_VALUE#
person.identifier.orcid #PLACEHOLDER_PARENT_METADATA_VALUE#
person.identifier.orcid #PLACEHOLDER_PARENT_METADATA_VALUE#
person.identifier.orcid #PLACEHOLDER_PARENT_METADATA_VALUE#
person.identifier.scopus-author-id 57193141836
person.identifier.scopus-author-id 37005452000
person.identifier.scopus-author-id 58902890800
person.identifier.scopus-author-id 57193135478
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Research repository notification.pdf
Size:
4.4 MB
Format:
Adobe Portable Document Format
Description: