Home
  • English
  • ÄŒeÅ¡tina
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • LatvieÅ¡u
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • ÄŒeÅ¡tina
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • LatvieÅ¡u
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Resources
  3. Journals
  4. International Journal of Nanoelectronics and Materials (IJNeaM)
  5. Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device
 
Options

Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device

Journal
International Journal of Nanoelectronics and Materials (IJNeaM)
ISSN
1985-5761
Date Issued
2021-12
Author(s)
Y.X. Goh
Universiti Malaysia Perlis
Nor Farhani Zakaria
Universiti Malaysia Perlis
Y. L. Tan
Universiti Malaysia Perlis
Shahrir Rizal Kasjoo
Universiti Malaysia Perlis
Safizan Shaari
Universiti Malaysia Perlis
Muammar Mohamad Isa
Universiti Malaysia Perlis
A. K. Singh
Punjab Engineering College, Chandigarh
Abstract
Logic gates are the main components inside the integrated circuit used for almost every technological application. Nowadays, in order to enhance the performance of the smart device, while targeting in cut down of the fabrication cost and achieve low power consumption, lithography-based VLSI design technology on silicon are still being widely applied. Hence, an OR gate structure, a silicon based self-switching device (SSD) is introduced and investigated in this project. Such device is believed capable to act as an alternative for a low-powered logic gate application, suitable for CMOS devices. The SSD has an advantage in term of simplicity in fabrication process with a very low threshold voltage. Since SSD characteristics is similar to a conventional diode characteristic, the gate is designed in ATLAS Silvaco device simulator based on a diode logic to perform OR logic function after a validation of the physical and materials parameters. The electrical characterization and structural analysis were also done to observe the electrical performance and physical condition in the device. The simulated design showed a good OR logic output response with the inputs, and acceptable output ranged from around 4.5 to 4.8 V with 5 V HIGH inputs. The results from this OR gate characterization may assist in developing the logic gate for device integration and may act as a reference for future complex integrated circuit design.
Subjects
  • OR gate

  • SSD

  • ATLAS Silvaco device ...

File(s)
Numerical Simulation and Characterization of Silicon Based OR Logic Gate Operation Using Self-Switching Device.pdf (1.72 MB)
google-scholar
Views
Downloads
  • About Us
  • Contact Us
  • Policies