Home
  • English
  • ÄŒeÅ¡tina
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • LatvieÅ¡u
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • ÄŒeÅ¡tina
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • LatvieÅ¡u
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      Have you forgotten your password?
  1. Home
  2. Resources
  3. UniMAP Index Publications
  4. Publications 2017
  5. TCAD in CTF parameter study of SOI tunnelling FET using full factorial design
 
Options

TCAD in CTF parameter study of SOI tunnelling FET using full factorial design

Journal
AIP Conference Proceedings
ISSN
0094243X
Date Issued
2017-09-26
Author(s)
Teh A.
Ong N.
Aziz M.
Alcain J.
Haimi W.
Sauli Z.
DOI
10.1063/1.5002497
Handle (URI)
https://hdl.handle.net/20.500.14170/11787
Abstract
The first approach which employed full factorial design for DOI Tunnel FETs critical to function (CTF) parameters study is presented in this paper. This work focused on the state performance improvement for SOI tunnel FETs. TCAD Sentaurus was used to conduct Design of Experiment (DOE) by deploying silicon thickness, EOT thickness and gate oxide material as factors to investigate the responses. Selective DOE work only on silicon and investigation was carried out on Ion, Ioff and trans-conductance as responses. Data extracted from the simulation results revealed that EOT thickness (B) and gate oxide material (C) were the most influential process variables to on current, off current and trans-conductance.
Funding(s)
Ministry of Higher Education, Malaysia
Thumbnail Image
Views
1
Acquisition Date
Mar 5, 2026
View Details
google-scholar
Downloads
  • About Us
  • Contact Us
  • Policies