Home
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Log In
    New user? Click here to register. Have you forgotten your password?
Home
  • Browse Our Collections
  • Publications
  • Researchers
  • Research Data
  • Institutions
  • Statistics
    • English
    • Čeština
    • Deutsch
    • Español
    • Français
    • Gàidhlig
    • Latviešu
    • Magyar
    • Nederlands
    • Português
    • Português do Brasil
    • Suomi
    • Log In
      New user? Click here to register. Have you forgotten your password?
  1. Home
  2. Resources
  3. UniMAP Index Publications
  4. Publications 2020
  5. Design and analysis of two stage CMOS operational amplifier using 0.13 μm technology
 
Options

Design and analysis of two stage CMOS operational amplifier using 0.13 μm technology

Journal
AIP Conference Proceedings
ISSN
0094243X
Date Issued
2020-01-08
Author(s)
Tan K.T.
Universiti Malaysia Perlis
Norhawati Ahmad
Universiti Malaysia Perlis
Muammar Mohamad Isa
Universiti Malaysia Perlis
Musa F.A.S.
Universiti Malaysia Perlis
DOI
10.1063/1.5142132
Handle (URI)
https://hdl.handle.net/20.500.14170/4846
Abstract
Nowadays, low power operational amplifiers (op-amp) are highly demand for most of the applications such as in medical and communication system. In this project, two stage op-amp is designed and operated at 1.8 V supply voltage. The supply voltage is scaled down to reduce the power dissipation of the op-amp. This is because the power will be high when there is a large supply voltage. The design is simulated and analysed using Mentor Graphic Pyxis software. This two stage op-amp is designed using the Silterra 0.13 μm process technology. The operational amplifier provides a Direct Current (DC) gain of 21.18 dB and a unity gain bandwidth of 6.31 MHz. The gain margin obtained from the op-amp is 14.07 dB and the phase margin of the op-amp is 94.26 ° for 3 pF compensation capacitor and 10 pF load capacitor. The result shows that circuit able to work at 1.8 V power supply voltage and the total power dissipation for the op-amp is 5.35 mW.
File(s)
Design and analysis of two stage CMOS operational amplifier using 0.13 μm technology.pdf (62.52 KB)
Views
3
Acquisition Date
Mar 5, 2026
View Details
Downloads
26
Acquisition Date
Mar 5, 2026
View Details
google-scholar
  • About Us
  • Contact Us
  • Policies