R Badlishah Ahmad
Thumbnail Image
Preferred name
R Badlishah Ahmad
Official Name
R Badlishah, Ahmad
Alternative Name
Ahmad, R. Badlishah
Ahmad, B.
Badlishah Ahmad, R.
Ahmad, Rashidi
Ahmad, Badlisha
Ahmed, R. Badlishah
Ahmad, R. B.
Badlishah, R.
Ahmad, R. Badli
Ahmed, Rbadlishah
Main Affiliation
Scopus Author ID
57194844651
Researcher ID
U-3211-2019

Research Output

Filters

3
1
3
Reset filters

Settings
Now showing 1 - 3 of 3
Thumbnail Image
Publication

A Fuzzy-Based Angle-of-Arrival Estimation System (AES) Using Radiation Pattern Reconfigurable (RPR) Antenna and Modified Gaussian Membership Function

2019-01-01 , Jais M.I. , Thennarasan Sabapathy , Muzammil Jusoh , R Badlishah Ahmad , Jamaluddin M.H. , Kamarudin M.R. , Ehkan P. , Murukesan Loganathan L. , Soh P.J.

Angle-of-arrival (AOA) estimation is an important factor in various wireless sensing applications, especially localization systems. This paper proposes a new type of AOA estimation sensor node, known as AOA-estimation system (AES) where the received signal strength indication (RSSI) from multiple radiation pattern reconfigurable (RPR) antennas are used to calculate the AOA. In the proposed framework, three sets of RPR antennas have been used to provide a coverage of 15 regions of radiation patterns at different angles. The salient feature of this RPR-based AOA estimation is the use of Fuzzy Inferences System (FIS) to further enhance the number of estimation points. The introduction of a modified FIS membership function (MF) based on Gaussian function resulted in an improved 85% FIS aggregation percentage between the fuzzy input and output. This later resulted in a low AOA error (of less than 5%) and root-mean-square error (of less than 8°).

View
Thumbnail Image
Publication

Traffic engineering provisioning of multipath link failure recovery in distributed SDN controller environment

2024-02-08 , Kelian V.H. , Mohd Warip M.N. , R Badlishah Ahmad , Ehkan P. , Fazrul Faiz Zakaria , Mohd Zaizu Ilyas

A revolutionary networking technology called Software-Defined Networking (SDN) enables better networking flexibility. In contrast to the conventional network, it provides another option for network development. SDN is characterized by the separation of the control and data planes in network architecture, implementation, and management. The central component of the network is the controller, which constitutes the control plane. The appropriate selection of a controller, along with determining the number and placement of controllers, plays a crucial role in optimizing resource utilization and guaranteeing network availability and network performance. Since SDN is still in its beginnings of development, it is virtually certain that further study will be needed in areas like design, particularly on the control plane, since the architecture directly affects the network's total performance. Furthermore, despite its intended purpose of managing networks on a large scale, SDN still presents challenges in effectively addressing network dynamics, such as the occurrence of link failures. This study presents a concept for the implementation of an SDN architecture. The proposed approach involves utilizing an Open Network Operating System (ONOS) open-source distributed SDN controller. The purpose of this implementation is to analyze network performance metrics and assess network availability. This study investigates the distributed SDN controller's performance on different scale networks: NSF, AEON, and TM topologies. Several metrics have been analyzed, including throughput, link failure detection, and Round-Trip-Time (RTT). The experiments use Mininet for emulation and Wireshark for real-time data packet capture and analysis. According to the study results, there is a positive correlation between network design complexity and controller load. The experiment emphasizes the resilience of distributed controllers, such as ONOS, in effectively recovering from link failures. This research will help academics and businesspeople who use distributed SDN controllers choose a controller and evaluate its effectiveness on the analyzed network architectures.

View
Thumbnail Image
Publication

Performances analysis of reducing router in ring and mesh topology for network-on-chip (NoC) architecture

2019-05-01 , Phing N.Y. , Warip M.N.M. , Ehkan P. , R Badlishah Ahmad , Zulkefli F.W.

The size of the transistor has reached physical processor limitation in particular for traditional bus-based and point-to-point architecture in system-on-chip (SoC). Therefore, network-on-chip (NoC) was proposed as a solution. The performances required for the optimization of the NoC are low network latency, low power consumption, small area, and high throughput. However, recently the size of the NoC architecture has increased and the communication between cores to core become complicated. To overcome this disadvantages, topology plays an important role. In this paper, we reduce the number of the router in the 16 cores and 64 cores ring and mesh topologies by connected more numbers of node in each router. Result shows that reducing the number of the router in 64 cores ring topology outperforms the conventional topologies in term of area, power consumption, latency, and accepted packet rate. Reducing router in 64 cores ring topology decrease the average area, power consumption, latency, and increase the average accepted packet rate by 160.45%, 23.88%, 54.76%, and 223.88% over the 64 cores mesh, reducing router in mesh, ring, and cross-link mesh topologies.

View