

PAPER • OPEN ACCESS

Effect of channel length to the frequency response of Si-based Self-Switching Diodes using two-dimensional simulation

To cite this article: Zarimawaty Zailan *et al* 2020 *IOP Conf. Ser.: Mater. Sci. Eng.* **932** 012078

View the [article online](#) for updates and enhancements.

You may also like

- [Study of InAlAs/InGaAs self-switching diodes for energy harvesting applications](#)
Irving Eduardo Cortes-Mestizo, Edgar Briones, Joel Briones et al.
- [Effect of side gates doping on graphene self-switching nano-diode rectification](#)
Hassan Ghaziasadi, Shahriar Jamasb, Payman Nayebi et al.
- [InGaAs self-switching diode-based THz bridge rectifier](#)
Sahil Garg, Bipan Kaushal, S R Kasjoo et al.



ECS The Electrochemical Society
Advancing solid state & electrochemical science & technology

ECS UNITED

247th ECS Meeting
Montréal, Canada
May 18-22, 2025
Palais des Congrès de Montréal

Showcase your science!

Abstracts due December 6th

Effect of channel length to the frequency response of Si-based Self-Switching Diodes using two-dimensional simulation

Zarimawaty Zailan¹, Shahrir Rizal Kasjoo², Nurul Bariah Idris¹, Khairul Affendi Rosli¹, Nor Farhani Zakaria², Muammar Mohamad Isa²

¹Department of Electronic Engineering Technology, Faculty of Engineering Technology, Universiti Malaysia Perlis, Unicity Alam Campus, Sg. Chuchuh, 02100 Padang Besar, Perlis, Malaysia.

²School of Microelectronic Engineering, Universiti Malaysia Perlis, Pauh Putra Campus, 02600 Arau, Perlis, Malaysia

E-mail: zarimawaty@unimap.edu.my

Abstract. A planar nanodevice, known as the self-switching diode (SSD) which can be exploited as a high-speed rectifier in a wide range of applications. The non-linearity in the I - V characteristic of the SSD structure has been aimed for rectification application at GHz frequencies is reported. In this work simulation has been conducted on Si-based SSD structure with 230 nm L-shaped channels using ATLAS device simulator under the channel length range of 0.5 μm to 1.3 μm . Furthermore, the validity of the cut-off frequency has also been described using a theoretical value of f_i at zero bias. The results showed that the optimization in the channel length of the SSD can assist the high cut-off frequency of SSD rectifying behavior to efficiently operate as microwave rectifier.

Introduction

The SSD was introduced by [1] with a simple planar device architecture that requires just one step of lithography process and without any doping junction, as depicted in Figure 1 (a). The L-shape of the device channel produces a nonlinear characteristic of device operation, which is the potential barrier inside the device channel is significantly important as shown in Figure 1 (b). An asymmetrical potential barrier prevents reverse carriers on one side from passing to the other side. In SSD, asymmetrical potential barrier can be achieved by etching two insulating trenches (L-shaped) to produce non-linear I - V characteristic [2]. The non-linearity in the I - V characteristic of the Si-based SSD structure allows for the rectification performance, which can be exploited in various high frequency applications including healthcare, telecommunication, security and energy harvesting.

The basic principle was explained in [1], where the geometry of the SSD devices can affect the I - V characteristic. In literatures, longer channel will increase the interaction between the channel and the flanges (L-shaped), and results in better field effect control [3]. Moreover, the channel length can be used to determine their current oscillation amplitudes, where frequency is inversely proportional to channel length [2, 4].

As such, this is the main study of this work which can designing the optimum channel length of SSD rectifiers.

¹ To whom any correspondence should be addressed.






Figure 1: (a) A typical topview image of a single SSD. Lower inset shows the large-scale view including contacts, ground and biasing electrode. Upper inset shows the cross-section of SSD perpendicular to the channel [5]. (b) Potential energy profile along the SSD channel at with different bias voltage [5].

Methodology

Prior to this work, a p-type Si-based SSD structure was analyzed using ATLAS device simulator. The different simulator software (Medici) whereby an experimental data [5] on Si-based SSD were used to validate the model and parameter settings of the ATLAS device simulator. Our simulation has successfully been validated with [5] and reported in [6]. The validated model is then used for another SSD design, based on alteration of device geometry.

The SSD was introduced by [1] with a simple planar device architecture that requires just one step of lithography process and without any doping junction, as depicted in Figure 2. These devices are made with silicon-on-insulator (SOI) technology and operated at room temperature. The two trenches of the L-shape with channel width (W) of 230 nm, channel length (L) of 1.3 μm and trenches width (W_t) of 10 nm with air as the insulating trenches as the conduction channel. The geometrical parameter is a key that affect the electrical model in SSD. The Si mobility and temperature room carrier density are $2.45 \times 10^{16} \text{ cm}^{-3}$ and $400 \text{ cm}^2/\text{Vs}$ respectively. The left electrode in the model was set to be an applied voltage, V_{bias} and the other one was grounded. The frequency dependence of an SSD is found by altering the length of the trenches.




Figure 2: Top view of a SSD structure which has two terminals with L-shape p-type Si-based. The black areas are etched and act as an insulating layer. In our simulation, $W = 230 \text{ nm}$, $L = 0.5 \text{ μm}$ to 1.3 μm and $W_t = 10 \text{ nm}$.

Result and Discussion




Figure 3: Current response and input voltage signals at frequencies 1 GHz, 3 GHz and 10 GHz with amplitude of 1.0 V. $W = 230 \text{ nm}$, $W_t = 10 \text{ nm}$ and L from 0.5 μm to 1.3 μm . Note that T is the period corresponded to the frequencies of the input voltage signals.

Figure 3 shows the sinusoidal input voltage signals, which is the current response of the SSD with the amplitude of 1.0 V and the frequencies of 1 GHz, 3 GHz and 10 GHz at room temperature. As can be seen, for 1 GHz, the rectification is fairly good, where a shorter length of SSD is expected to have higher average current as shown by the I - V graph. At higher frequency (3 and 10 GHz), the output current signal starts to dephase with respect to the input signal. Nevertheless, each of the output current is still a positive average value.

The average current value for the p-type Si-based SSD as a function of f being swept from the ranges of 1 – 20 GHz is shown in Figure 4. The intrinsic cut-off frequency, f_i obtained for the p-type Si-based SSD is approximately between 12–20 GHz. This is a typical order of f_i value for electronics devices that used Si as a substrate [7,8]. As expected, high cut-off frequency of SSD rectifying behavior depends on the channel length, where f_i will be higher for a shorter channel length device.

Alternatively, in order to investigate the validity of the cut-off frequency of the Si-based SSD device obtained in the simulation, a theoretical value of f_i at zero bias has been estimated. which has considered the resistance and parallel capacitance of the SSD device. The f_i of an SSD can be represented as [7]

$$f_t = \frac{1}{2\pi R_s (C_{j0} + C_p)} \quad (1)$$

where R_s is the series resistance of the SSD, C_{j0} and C_p are the junction capacitance at zero bias and parasitic capacitance respectively. In order to calculate the series resistance, we consider an ideal diode current of the SSD device as a function of bias voltage, which can be extracted from logarithmically linear part of I - V curve [9].




Figure 4: Mean output of the SSD current with respect to the frequency of periodic input voltage with amplitude of 1.0 V, applied to the SSDs with $W = 230$ nm, $W_t = 10$ nm and L from 0.5 μm to 1.3 μm . The intrinsic cut-off frequency of the p-type Si-based SSD was ~ 19 GHz.

The total parallel capacitance was calculated as (Aberg & Saijets, 2005)

$$C_{jo} + C_p = \epsilon_0 W_v \left(2 \frac{L + D}{t_{etch}} \right) \quad (2)$$

where ϵ_0 is the permittivity of free space, W_v is the SOI thickness and other geometry parameters are defined in Figure 5. Table 1 compares the f_t for simulated and calculated result with the varied L values. Based on this comparison, it was found that the results of simulation and calculation are in slightly different but still in the range of GHz frequencies and linearly increased with increasing L .




Figure 5: A top view image of SSDs connected in parallel with $L = 0.5 \mu\text{m}$ to $1.3 \mu\text{m}$, $D = 0.55 \mu\text{m}$ and $t_{etch} = 10 \text{ nm}$. Below right inset shows the top view image of a single SSD including biasing electrode and ground. Below left inset shows the cross-section of SSD perpendicular to the channel with vertical width, W_v of the device $\sim 1 \mu\text{m}$.

Table 1: Comparison between simulation and theoretical for cut-off frequency of the p-type Si-based SSD.

Channel Length, L (μm)	SOI thickness, W_v (μm)	Simulation f_t (GHz)	Calculated f_t (GHz)
0.5	1.0	~ 19	31
1.0	1.0	~ 18	25
1.3	1.0	~ 4	19

Conclusion

Using 2D ATLAS device simulator, we reported that the Si-based SSDs with different channel length in order to achieve high rectification performance. In this work, the highest intrinsic cut-off frequency approximately 19 GHz was obtained with a channel length of 0.5 μm for p-type Si-based SSD. This result is a typical order of cut-off frequency value of Si material in electronic devices. GaAs and InGaAs are the high-mobility semiconductor materials and can also be utilized in SSD rectifiers to improve the cut-off frequency.

Acknowledgments

The authors would like to thank the Ministry of Higher Education Malaysia for the financial support and School of Microelectronic Engineering, Universiti Malaysia Perlis for the laboratory facility.

References

- [1] Song A M, Missous M, Omling P, *et al.*, “Unidirectional electron flow in a nanometer-scale semiconductor channel: A self-switching device,” *Appl. Phys. Lett.*, vol. 83, no. 9, pp. 1881–1883, Jul. 2003.
- [2] Ali M, (2013). *Design And Simulation of Planar Electronic Nanodevices For Terahertz And Memory Applications*. University of Manchester.
- [3] Al-Dirini, F., Hossain, F. M., Nirmalathas, A., & Skafidas, E. (2015). All-Graphene Planar Self-Switching MISFEDs, Metal-Insulator-Semiconductor Field-Effect Diodes. *Scientific Reports*, 4(1), 3983. <http://doi.org/10.1038/srep03983>
- [4] Shahrir R. Kasjoo. (2012). *Novel Electronic Nanodevices Operating In The Terahertz Region*. University of Manchester.
- [5] Farhi G, Saracco E, Beerens J, Morris D, Charlebois S A, and Raskin J P, “Electrical characteristics and simulations of self-switching diodes in SOI technology,” *Solid. State. Electron.*, vol. 51, no. 9, pp. 1245–1249, Aug. 2007.
- [6] Zailan, Z., Zakaria, N. F., Isa, M. M., Taking, S., Arshad, M. K. M., & Kasjoo, S. R. (2016). Characterization of self-switching diodes as microwave rectifiers using ATLAS simulator. In *2016 5th International Symposium on Next-Generation Electronics, ISNE 2016*. <http://doi.org/10.1109/ISNE.2016.7543286>
- [7] Aberg M and Saijets J, “DC and AC Characteristics and Modeling of Si SSD-nano Devices,” in *Proceedings of the 2005 European Conference on Circuit Theory and Design*, 2005, vol. 1, pp. 15–18.
- [8] Mao C and K. K. O, “60-GHz Hybrid Transmit / Receive Switch Using p-n Diode and MOS Transistors*,” in *2008 International Conference on Microwave and Millimeter Wave Technology*, 2009, pp. 248–249.
- [9] Durmuş H and Atav U, “Extraction of Voltage-dependent Series Resistance from I-V Characteristics of Schottky Diodes,” *Appl. Phys. Lett.*, vol. 99, no. 9, pp. 2011–2014, 2011.