



UniMAP

**IMPLEMENTATION OF IMAGE PROCESSING
FUNCTIONAL UNIT USING SPATIAL
PARALLELISM ON FPGA**

056179

rb

fTA1637

M697

2016

By

**Nada Qasim Mohammed
(1532321610)**

**A dissertation submitted in partial fulfilment of the requirements for
the degree of Master of Science (Embedded System Design
Engineering)**

**School of Computer and Communication Engineering
UNIVERSITI MALAYSIA PERLIS**

2016



ACKNOWLEDGMENT

PAGE

First and foremost, I wish to give thanks to the Almighty **God** for giving me the power and the will to complete this work, and best prayers and peace is unto his best messenger **Mohammed**, his pure descendant, and his noble companions.

I would also like to extend my sincerest thanks and appreciation to my supervisor, **Dr. Rafikha Aliana**, for her support, guidance and valuable feedback and for helping me to accomplish this study. My thanks also go out to my second supervisor, **Dr. Muataz Hameed Salih Al Doori**, for the continuous support of my master study and research, for his patience, motivation, enthusiasm, and immense knowledge helped me in all the time of research and writing of this dissertation. I cannot imagine having a better supervisor and mentor for my master study.

I would additionally like to express my deep gratitude to Professor **Dr. R. Badlishah Ahmad** (Dean of the School) and all of the lecturers of Computer and Communication Engineering School, University Malaysia Perlis (UniMAP), for shearing me all knowledge that some of it has been very beneficial to achieve this work.

I'm ultimately grateful, to my father and mother, who have prayed, and supported me, in more ways than one, throughout my educational life up to my master degree study, who have encouraged me at all times when things have been difficult. I could not have achieved our dream without both of you. No words can express my appreciation.

A special thanks to my brothers, sister with her little baby (Qamar), and to my friends. Words cannot express how grateful I am to all of them for their encouragement and endless prayers for my success.

**To my beloved mother and father
"I would never achieve this without all of you"**

TABLE OF CONTENTS

	PAGE
THESIS DECLARATION	i
ACKNOWLEDGMENT	ii
TABLE OF CONTENTS	iii
LIST OF TABLES	vii
LIST OF FIGURES	viii
LIST OF ABBREVIATIONS	x
ABSTRAK	xii
ABSTRACT	xiii
CHAPTER 1 INTRODUCTION	
1.1 Overview	1
1.2 Problem Statement and Motivation	4
1.3 Research Objectives	5
1.4 Research Scope	5
1.5 Contribution of the research	6
1.6 Thesis Organization	6
CHAPTER 2 LITERATURE REVIEW	
2.1 Introduction	8
2.2 Embedded System	10

2.3	Digital Image	14
2.4	Digital Image Types	14
2.4.1	Gray-Scale Image	14
2.4.2	Color Image	15
2.4.3	Binary Image	16
2.5	Digital Image Processing	17
2.6	Types of Digital Image Operations	19
2.7	Fundamental Steps in Digital Image Processing	20
2.7.1	Image Acquisition	20
2.7.2	Image Enhancement	21
2.7.3	Image Segmentation	22
2.7.4	Image Compression	23
2.7.5	Image Restoration	24
2.8	Image Enhancement Operation	25
2.9	Applications of Image Enhancement	27
2.10	The Methods of Images Enhancement	28
2.10.1	Brightness	28
2.10.2	Contrast Stretching	29
2.10.3	Negative Transformation	29
2.10.4	Threshold	30
2.11	Parallel Processing Platforms	30
2.11.1	Digital Signal Processor (DSP)	30
2.11.2	Graphic Processing Unit (GPU)	31
2.11.3	Application-Specific Integrated Circuit (ASIC)	32
2.11.4	Field Programmable Gate Array (FPGA)	33

2.12	Parallel Processing Platforms Comparison	33
2.12.1	FPGA vs. ASIC	34
2.13	Field Programmable Gate Array (FPGA) with Image Processing	35
2.13.1	FPGA Architecture	36
2.13.2	FPGAs Power Applications Performance	37
2.13.3	Using FPGA in Image Processing	39
2.13.3.1	Parallel Operation	40
2.13.3.2	Speed of Execution	40
2.13.3.3	Flexibility	40
2.13.3.4	Low Power Design	41
2.14	Embedded System Design Challenges on FPGA	41

CHAPTER 3 RESEARCH METHODOLOGY

3.1	Introduction	47
3.2	FPGA Design Cycle	48
3.3	Specifications of the Hardware and Software Design	49
3.4	System Top Level Design	49
3.5	System Structural Approach of the Implementation Enhancement Image Processing	53
3.5.1	PHASE 1 Preparing the Image Data	55
3.5.2	PHASE 2 Implementation Algorithm	55
3.5.2.1	Manipulation of Contrast	56
3.5.2.2	Manipulation of Brightness	57
3.5.2.3	Images Inverting	58
3.5.2.4	Operations of Threshold	59
3.5.3	PHASE 3 Display Image on the VGA	61

3.6	Altera Design and Implementation Environment	61
3.7	VGA Controller	65
3.7.1	VGA Interface Signals	66
3.7.2	Definition of VGA Interface	67
3.7.3	VGA Color Signal	68
3.7.4	VGA Timing Control	68
3.8	Steps of Implementation	69
3.9	Summary	70

CHAPTER 4 RESULTS AND DISCUSSIONS

4.1	Introduction	71
4.2	Image Data	71
4.3	SRAM and On Chip Memory	71
4.4	Implementation Results	72
4.7	Summary	83

CHAPTER 5 CONCLUSION AND RECOMMENDATION

5.1	Conclusion	84
5.2	Future work	85

REFERENCES	86
-------------------	-----------

LIST OF TABLES

NO.		PAGE
2.1	Parallel Processing Platforms Comparison	34
2.2	Platform and Technology Comparison	45
3.1	VGA horizontal timing specification	66
3.2	VGA vertical timing specification	67
3.3	VGA Color Signal	68
4.1	FPGA Resource Consumption	82
2.7	Various types of image compression	16
2.8	Digital Image Processing Steps	20
2.9	Example of Image Acquisition	21
2.10	Example of Original Image and Grayscale Image	22
2.11	Example of Original Image and Binary Image	23
2.12	Example of Original Image and Compression Image	24
2.13	Examples of Image Resizing	25
2.14	Robot-based Applications	26
2.15	FPGA Gate Usage Trends	27
3.1	Overview of Video Using FPGA	48
3.2	Hardware Design	50
3.3	Image Processing Functional Unit	52
3.4	System Implementation Phase	54
3.5	Flow chart for the synthesis of the Controller	55
3.6	Flow chart for the implementation of the Controller	57
3.7	Flow chart for image processing	58
3.8	Flow chart for the operation of the module	60

LIST OF FIGURES

NO.		PAGE
2.1	Example of Image Enhancement Techniques	9
2.2	Embedded System Components	12
2.3	Example of Gray-Scale Image	15
2.4	Example of Color Image	16
2.5	Example of Binary Image	16
2.6	Digital Image Processing Branches	17
2.7	Various Types of Image Operations	19
2.8	Digital Image Processing Steps	20
2.9	Example of Image Acquisition	21
2.10	Example of Original Image and Enhancement Image	22
2.11	Example of Original Image and Segmentation Image	23
2.12	Example of Original Image and Compression Image	24
2.13	Example of Image Restoration	25
2.14	Enhancement Approaches	26
2.15	FPGA Growth and Usage Trends	39
3.1	Design's Life Cycle Using FPGA	48
3.2	System Top Level Designs	50
3.3	Image Processing Functional Unit	52
3.4	System Implementation Phases	54
3.5	Flow chart for Manipulation of Contrast	56
3.6	Flow chart for Manipulation of Brightness	57
3.7	Flow chart for Images Inverting	59
3.8	Flow chart for Operations of Threshold	60

3.9	The Altera Nios II Development and Education Board (DE2_115)	62
3.10	Static Random Access Memory (SRAM)	65
3.11	Connections between FPGA and VGA	67
3.12	The Timing of VGA's Horizontal Timing and Vertical	69
4.1	Steps of Operating the Image Enhancement Project	73
4.2	Original Image, Brightness add Image and Brightness Sub Image	75
4.3	Detection of Light and Dark Green Vegetation Using Brightness Algorithm	76
4.4	Original Image, Contrast Sub Image and Contrast Add Image	77
4.5	Original Image and Invert Image	78
4.6	Showing Effect of Invert Operation	79
4.7	Original Image and Threshold Image for Lena .Bitmap	80
4.8	Original Image and Threshold Image	80
4.9	The Benefit of Threshold Algorithm	81

©This item is protected by original copyright

LIST OF ABBREVIATIONS

ASIC	Application Specific Integrated Circuits
DSP	Digital Signal Processing
FPGA	Field Programming Gate Array
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit
HDL	Hardware Description Language
DE2	Development and Education
DIP	Digital image processing
GPU	Graphic Processing Unit
SIMD	Single Instruction Multiple Data
API	Application Programming Interfaces
CPU	Central Processing Unit
RAM	Random-Access Memory
SRAM	Static Random Access Memory
ROM	Read-Only Memory
PLD	Programmable Logic Devices
IOB	Input / Output Logic Blocks
CLB	Configurable logic blocks
LUT	Look-Up Table
SOC	System on Chip
TTM	Time to Market
CB	Connection Block

SB	Switch Block
CS-Box	Connection-Switch Box
GRM	General Routing Matrix
GSB	General Switch Box
PLL	Phase-Locked Loop
DLL	Delay-Locked Loop
NCD	Native Circuit Description
MUX	Multiplexer
IDB	Input Data Buffer
ODB	Output Data Buffer
VGA	Video Graphics Array
LCD	liquid-crystal display
RTL	Register Transfer Level
DAC	Digital to Analog Converter
SRAM_OE	SRAM Output Enable
SRAM_WE	SRAM Write Enable
SRAM_LB	SRAM Low-Byte Data Mask
SRAM_HB	SRAM High-Byte Data Mask
SRAM_CE	SRAM Chip Enable
RGB	Red-Green-Blue

Pelaksanaan Unit Fungsian Imej Pemprosesan menggunakan Keselarian Spatial ke atas FPGA

ABSTRAK

Terdapat pelbagai jenis algoritma imej telah digunakan untuk meningkatkan imej dalam domain spatial. Pelaksanaan berjajaran telah digunakan dalam pemprosesan imej sebagai pendekatan utama dan pelaksanaan ini memakan banyak masa, kerana imej yang digunakan mempunyai data yang besar untuk diproses. Oleh itu, ianya satu keperluan menggunakan pendekatan selari untuk mempercepatkan pemprosesan imej. Beberapa teknologi telah digunakan untuk menyokong keselarian. Field Programming Gate Array (FPGA) adalah teknologi yang penting dalam menyokong keselarian tepat di samping berpotensi konfigurasi. Projek yang dicadangkan adalah berkenaan dengan reka bentuk dan pelaksanaan algoritma dipilih untuk meningkatkan ciri-ciri imej seperti kontras, kecerahan, ambang, serta songsang. Dalam projek ini, ciri-ciri keselarian yang terdapat dalam FPGA diterokai dengan menggunakan keselarian spatial untuk membina sistem masa nyata terbenam. Perkakasan dan perisian pelaksanaan sistem pemprosesan imej untuk meningkatkan imej skala kelabu pada domain spatial telah dicadangkan. Modul VHDL dan megaCore telah digunakan dalam melaksanakan reka bentuk yang dicadangkan. Penggunaan teknik selari ke atas cip daftar dan memori dapat meningkatkan masa pemprosesan algoritma dilaksanakan. Dalam membina FPGA papan DE2-115 digunakan peneraju utama projek. Keputusan daripada pelaksanaan reka bentuk menunjukkan bahawa throughput itu meningkat dari segi skala coarse-grain. Selain itu, frekuensi pengendalian dipertingkatkan dengan meningkat kepada 1 GHz dengan konfigurasi Phase-Locked Loop (PLL). Tambahan pula, peningkatan imej yang diterima boleh diperolehi dengan menggunakan proses penalaan ke atas algoritma yang dilaksanakan.

Implementation of Image Processing Functional unit using Spatial Parallelism on FPGA

ABSTRACT

There are varieties of image algorithms have been used to enhance images in spatial domain. The sequential implementation was used for image processing as main approach and it consume a lot of time, since images have massive data to process. Therefore, there is a necessity to use parallel approach to speed up image processing. Few technologies are used to support parallelism. Field Programming Gate Array (FPGA) is most significant technology supporting true parallelism in addition to reconfigurability potential. The proposed project is concerned with the design and implementation of selected algorithms to enhance image features such as contrast, brightness, threshold, and invert. In this project, the parallelism features on FPGA is explored by applying spatial parallelism to build embedded real time system. A hardware and software implementation of image processing system to enhance gray-scale image on spatial domain is proposed. The VHDL and megaCore modules are used to implement proposed design. The utilization of parallel on-chip registers and memory enhanced the processing time of implemented algorithms. An FPGA development Board DE2-115 is used as vehicle project. The results of implemented design show that the throughput is increased in term of coarse-grain scale. Also, the operating frequency is increase to 1GHz by configuring Phase-Locked Loop (PLL). Furthermore, an acceptable image enhancement is obtained by applying tuning process on implemented algorithms.

CHAPTER 1

INTRODUCTION

1.1 Overview

Digital image processing has grown dramatically in recent years because of its usage in many applications in different aspects of human modern life. However in many cases, the obtained images are not clear-cut. These applications require performing preprocessing operations to clarify images features such as image enhancement. Different ways and a variety of types of processing to enhance the images have been used. In the early stages, a sequential processing was used for image enhancement. This type of processing consumes a lot of time since the images have a massive data. Thus, it's necessary to use parallel processing to speed up the implementation of operations on the images. Many ways are used for parallel processing using software or hardware. The implementation of applications with specific hardware (embedded system) provides better speed than implementation of applications with specific software (Sharma, Pandey & Khan ,2013).

In hardware technology design, there are two classes: full custom hardware, known as Application Specific Integrated Circuits (ASIC) which its design cannot change, and hardware. Semi-custom hardware design techniques such as parallelism and pipeline can be developed using (FPGA) which is not possible in designing the dedicated (DSP). The FPGA has a good feature such as configurable, low power consumption, work in real-time, minimize the product cost, and able to perform complex algorithms. Due to several reasons, the applications of image processing are suited for implementations on configurable computing hardware (Demler, 2011; Wilson, 2009). This is because many operations of

image processing need only simple logical and arithmetic and operations that are much fitted to configurable hardware (Levine, 1999). As well as the flexibility of modification the implementation from one function to another quickly is using the same hardware. Moreover, the parallelism in algorithm could exploit in image processing application with high degree. Since the image operation are used for each pixel in apportion of an image or the whole image, this will lead to a significant increasing in the time consummation for large image processing (Nelson, 2000).

All systems of computing are constructed from interconnected components, such as transistors, gates, registers, arithmetic units, memories, or complete processors. Depending on the level of abstraction at which a system is viewed, at all levels of abstraction there are two fundamental to create parallel computing structures: spatial and temporal parallelism. In-temporal parallelism, the processing function is partitioning into a number of sub-functions. One functional unit exists to carry out each sub function which applied sequentially to each unit of information. The successive units are worked at the same time. While in spatial parallelism, simultaneous execution of tasks is done by using several processing units. These units can execute the same task or different tasks. The parallelism amount in spatial parallelism depends on the number of independent tasks while in temporal parallelism depends on the divisibility of the task parallelized (Gümüşkaya & ÖRENCİK, 1999).

These theses explain the designing and implementing a real-time system on FPGAs. Since FPGAs have distinctive properties that are highly recommended to be used the system design and implementation. To increase the operating frequency by using on-chip PLL (Phase-Locked Loop) is a way to solve the problem related with low operating

frequency. The oscillators in the FPGA testing board that provides three clock signals with 50 MHz only but when use the (PLL) can increase operating frequency up to 1GHZ(Altera, 2010), improve the performance of system parts alongside with real-time response taking advantages of hardware capability, as well as reduce the effect of hardware limitations such as memory and other peripheral device that makes system parts very efficient in terms of time. The FPGAs reconfigurable make them very suitable choice for real-time image processing to implement many enhancement algorithms that need complex computation.

There are two essential hardware design languages that are used to configure: Verilog HDL and Very High Speed Integrated Circuits (VHSIC). The VHDL is hardware description language used to design digital circuits that allows designers to design an application at diverse abstraction levels. Verilog HDL and VHDL are techniques for specialized design that cannot be accessed immediately to software engineers that are workout using imperative programming languages. In the system of this study, the VHDL hardware description language will be used for hardware design. Also, the necessities to achieve better results and performance for their applications. This work provides an implementation of different complex algorithms on FPGA. The implementations make the use of parallel functional unit to invest the parallelism by execution the instructions in parallel in spatial domain. Thus, the implementation will take less time consuming for the enhancement processing. The development and education board (DE2_115) will used to implement the proposed system for image enhancements.

1.2 Problem Statement and Motivation

To overcome data processing delay and fine tuning of process with lower complexity design, the real-time image processing functional unit needs a computational platform that is robust, true parallel, and reconfigurable. In addition, the platform should be structural and scalable.

Currently, image processing platforms are Application Specific Integrated Circuits (ASIC), Digital Signal Processing (DSP), Microprocessor and Embedded soft core processor on FPGA such as Altera NIOS II and Xilinx Microblaze. The major problems confront these platforms are implementation of true parallel application and lack of massive data processing performance because off-chip memory utilization. These platforms are unable to fulfill the whole embedded image processing system requirements for effective and efficient parallelism and fast processing (Pal, Kotal, Samanta, Chakrabarti & Ghosh, 2014).

Researchers resort to post-processing and parallel programming scenarios to overcome the inability problem. Although the post-processing is accurate and effective, this scenario is not applicable for online processing. Also, parallel programming is considered successful approach but still lacking of true parallelism and workload balance of processor resources utilization (Passas, Kotsis, Karlsson & Bilas, 2008). Therefore, to avoid both approaches, a platform that has an efficient spatial parallelism design and high processing power with low level of design abstraction is needed to fulfill the requirement of embedded image processing functional unit.

1.3 Research Objectives

The aim of this project is to implement the processing functional unit which harnessed the principle of the spatial parallelism and obtains the full advantage of the FPGA unique features. In order to achieve this aim, the objectives of this research are:

- i. To design and implement embedded real-time system that performs many algorithms by utilizing spatial parallelism approach on FPGA
- ii. To increase the operating frequency of processing modules.
- iii. To verify and evaluate the design performance of the system by using FPGA CAD tool and on board testing.

1.4 Research Scope

This project produces a suitable hardware for implementing a real-time system for techniques of gray-scale image enhancement that used field programmable gate array (FPGA). The project provides implementations of many algorithms in image enhancement such as contrast stretching, brightness control, threshold and negative transformation, on FPGA that have become competitor substitute for applications in better quality in digital signal processing. These algorithms can be implemented on retinal images successfully in VHDL by using (DE2_115 board). The project goal is to simulate and implement these algorithms using VHDL. The DE2_115 board from Altera is the device that is selected here to implement these algorithms. The functionality of design and timing are verified by performing the simulation using real input images.

1.5 Contribution of the research

The projects contribute to design and implement a hardware system as follows:

- I. In this project, the parallelism features on FPGA is explored by applying spatial parallelism to build embedded real time system to perform many techniques to enhance gray-scale images at the same time. Therefore, the throughput is increased in term of coarse-grain scale
- II. The operating frequency of processing spatial modules is increase to 1GHz by using (Phase-Locked Loop).

1.6 Thesis Organization

The organization of this thesis includes five chapters as a follow:

Chapter 1 introduces approach on FPGA and some research background. Motivations for research and problem statement are also defined. Goals, objectives and scopes of research are stated. Finally, research contributions are presented.

Chapter 2 introduces the image enhancement. This chapter introduces a briefly related work that was accomplished in this area of parallel computing architectures and the system advantages that make use of spatial parallelism computing in systems design. I also introduce brief knowledge about various aspects that relate to the FPGA applications.

Chapter 3 describes the implementation image enhancement methods to achieve the goal of the project. Moreover, the chapter provides a highlighted overview about the system design and its modules, as well as with each functionality.

Chapter 4 presents the result obtained, discussion and detailed explanation of investigation phase and implementation phase.

Chapter 5 introduces the conclusions derived from the entire implementation of the system. The future work is also discussed in this chapter.

©This item is protected by original copyright

CHAPTER 2

LITERATURE REVIEW

2.1 Introduction

Image processing is considered one of the most rapidly evolving areas of information technology; its applications are used in all fields of knowledge. Digital images often suffer from the poor quality, particularly lack of contrast and presence of shading and artifacts, due to the deficiencies in focusing, lighting and other factors. Due to these reasons, the detectable of these images by eye becomes hardly. It is quite important to do some processing to make images more suitable for a given task and a specific observer, easier for visual interpretation and understanding (Raines, 2004).

Image enhancement is a method which is used to improve image vision and makes the image adapt to be processed by a computer. Processes of image enhancement comprise a collection of techniques to improve the appearance of image visual or the image conversion to a form better suited for analysis by machine or human (Russ, 2015). They work by modifying the image brightness, contrast, or the distribution of the gray levels. The existing image enhancement techniques can be classified into the flowing types: (Point Operation, spatial Operation, and Transform Operation Pseudo-coloring). Figure 2.1 show example of image enhancement techniques.




Figure 2.1: Example of Image Enhancement Techniques / Russ (2015)

Spatial domain techniques are performed to the image plane itself and they are based on direct manipulation of image pixels. The operation can be transformed as

$$f(x, y) = T[g(x, y)] \quad (2.1)$$

Where, g is the input image, T is an operation on g defined over some neighborhoods of (x, y) , and f is the output image. The operations divided into two categories: point operation and spatial operations. The spatial operations may be linear or nonlinear (Bailey, 2011).

The speed of execution is greatly increased in advanced processors that make use of pipelined and super-scalar architectures. The advanced processors incorporate parallelism at the instruction level, but the overall execution of these algorithms stay using a sequential

execution. Thus, a microcontroller is not suitable for time critical application since this system cannot effectively utilize the inherent parallelism involved in most of the image processing algorithms (Sreejith, 2014).

"With the advent of Field Programmable Gate Arrays (FPGA), massively parallel architectures can be developed to accelerate the execution speed of several image processing algorithms" (Botero-Galeano, 2012).

In the FPGA based design, a different hardware block executes the sequences of an algorithm in parallel, and thus provides quick response and high throughput. In comparing with micro-controller/DSP-processor based designs, the FPGA based design need less power consumption because of the performing of overall operations require less number of clock cycles. FPGAs are often used to implement platforms for real-time image processing applications because their structure can exploit spatial and temporal parallelism. Image processing is often considered a good candidate for parallelism.

2.2 Embedded System

An embedded system is a small computer system with a dedicated function that is embedded within a product or component. It is designed to perform one specific task, or a small range of particular tasks (Catsoulis, 2005). Often with real-time constraints, embedded system which is designed to perform image processing operations is called Embedded Imaging Systems (Bailey, 2011). The embedded image processing systems are time critical. Such systems are called as real-time systems. A real-time system is used when rigid time requirements have been placed on the operation of a processor or the flow of data; thus, it is often used as a control device in a dedicated application. In other words,

real-time systems demands response within a specified time the properties of embedded computers, when compared with general-purpose counterparts, are low power consumption, small size, rugged operating ranges. Embedded systems are cheaper than general purpose system, such as PCs since they use limited processing resources (Umbaugh, 2010). Each specific application made by an embedded system has different requirements for power supply, storage, processing, and communication. In general, the embedded system consists of four main layers: application hardware layer, application software layer, communication structure, and control structure. The layer of application hardware is responsible for interacting with the environment, while application software layer runs on the microcontroller. The task of communication part is to provide the approaches to establishing communication between different components within the system for different purposes like the need for memory or resources access. The goal of the control part is to control the priority of processes, resources administration (Henzinger & Sifakis, 2007). In the last years, there was a rapid progress in this field which resulting in reducing the component costs while increasing the microcontrollers and hardware parts.

However, the embedded system developers have to take into their consideration when designing a system that it should be low cost, high performance with minimum time to market for the competition reasons .In order to meet the requirements for a specific implementation on a platform, the key-way is to design an embedded system which has the control over the interacting between the computation and both reaction and execution constraints (Stankovic, Lee, Mok & Rajkumar, 2005). Figure 2.2 show the embedded system components.