



**JUNCTIONLESS TRANSISTORS: PARAMETRIC
STUDY WITH CONVENTIONAL DOPING IN
MOSFETS**

By

**NURUL HUDA BINTI ABDUL RAHMAN
(1531711669)**

A thesis submitted in fulfillment of the requirements for the degree of
Master of Science in Nanoelectronic Engineering

**INSTITUTE OF NANO ELECTRONIC ENGINEERING
UNIVERSITI MALAYSIA PERLIS**

2016

ACKNOWLEDGEMENT

First of all, praises to the Almighty Allah for giving me the perseverance, courage, and strength to finish my research works and this thesis. Pursuing a MSc is a tough journey as it full of challenges that filled with exploration and enthusiasm.

I am really grateful to my parents, *Nor Sham Obai Dullah* and *Abdul Rahman Yaman* for their continuous encouragement, support, love, and sacrifice. I am also grateful to my twin sister, *Nurul Ain Abdul Rahman* for her understanding and support as she willing to take care of my parents which give an opportunity to allow me pursuing my study comfortably.

I would like to express my highest gratitude to my advisor, *Ir. Dr. Mohd Khairuddin Md Arshad* for his excellent guidance, patience, and kindness in assisting me throughout this project and writing this thesis. I am very indebted to him not only for the technical guidance but also his endless motivation and morale support. I would use these knowledges given to me usefully throughout my entire life.

My sincere thank go to *En. Abd Rahman* from IC Microsystem, who was willing to guide and share his knowledge about the TCAD Atlas Silvaco simulator. I would also like to thank *Dr. Ramzan Mat Ayub* as my co-supervisor for his willingness to support this project. I would like to sincerely acknowledge the Department of Higher Education, Ministry of Higher Education, (KPT) for funding this research through the Fundamental Research Grant Scheme (FRGS) with the grant number 9003-00380.

I would like to sincerely thank the dissertation committee, *Dr. Shahril Rizal Kasjoo*, *Assoc. Prof. Dr. Mohd Nizar Hamidon*, *Prof. Madya Dr. Prabakaran*, and *Dr. Voon Chun Hong* for their willingness to be members of this jury, for the time they took to read this thesis and for the very valuable comments, corrections, and advice that they offered during the viva voce session.

I would like to sincerely thank my friends, especially those who has the same advisor as me. *Pn. Noraini Othman*, *Adzhri Rahmat*, *Mohd Faris Mohd Fathil* and *Conlathan Ibau* for their endless encouragement, discussion, friendship, and enjoyment. Special thanks to all my others friends at Institute of Nano Electronic Engineering, that built up a comfortable and enjoyable environment for me. All these made me have a productive and enlighten time during my research at the institute. I have especially enjoyed the badminton, bowling, and others gathering. Without them, I never been able to finish my research and this thesis.

TABLE OF CONTENTS

	PAGE
DECLARATION OF THESIS	i
ACKNOWLEDGEMENT	ii
TABLE OF CONTENTS	iii
LIST OF FIGURES	vi
LIST OF TABLES	x
LIST OF ABBREVIATIONS	xi
LIST OF SYMBOLS	xiii
ABSTRAK	xiv
ABSTRACT	xv
CHAPTER 1 BACKGROUND	
1.1 Introduction	1
1.2 Research Background	2
1.2.1 Rational	2
1.2.2 Problem Statement	3
1.2.3 Objectives	4
1.3 Research Scopes	5
1.4 Thesis Organization	6
CHAPTER 2 LITERATURE REVIEWS	
2.1 Introduction	8
2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)	8
2.3 Junctionless Transistor	14
2.4 Junctionless Transistor Performances	16
2.5 Research Work Focus	24
2.6 Conclusion	25

CHAPTER 3 METHODOLOGY

3.1	Introduction	26
3.2	Junctionless MOSFET Architecture Model	26
3.2.1	3-D Junctionless MOSFET Mesh	27
3.2.2	3-D Junctionless MOSFET Region Structure Generation	28
3.2.3	Physical Models and Numerical Solution	32
3.3	Simulated Structures	34
3.4	Electrical Device Characteristics and Data Extraction Methods	36
3.4.1	DC Characterization	36
3.4.1.1	Threshold Voltage (V_{TH})	36
3.4.1.2	Subthreshold slope (SS)	37
3.4.1.3	Drain induced barrier lowering (DIBL)	38
3.4.2	AC Characterization	39
3.4.2.1	Transconductance (g_m)	39
3.4.2.2	Intrinsic Gain (A_v)	39
3.4.3	RF Characterization	39
3.4.3.1	Current Gain Cut-off Frequency (f_T)	39
3.5	Validation	40
3.6	Conclusion	40

CHAPTER 4 RESULTS AND DISCUSSIONS

4.1	Introduction	41
4.2	JT Versus JLT Device Performances	41
4.3	Metal Gate Workfunction	43
4.4	Silicon Body Thickness and Width	48
4.5	Dopant Concentration	52
4.6	AC and RF Characterization	55
4.6.1	Transconductance (g_m)	55
4.6.2	Output Conductance (g_d)	56
4.6.3	Total Capacitance (C_{gg})	57
4.6.4	Intrinsic Gain (A_v)	58
4.6.5	Current Gain Cut-off Frequency (f_T)	58
4.7	Conclusion	60

CHAPTER 5 CONCLUSIONS	
5.1 Conclusions	61
5.2 Future Work	62
REFERENCES	63
APPENDIX A	69
APPENDIX B	73
APPENDIX C	77

©This item is protected by original copyright

LIST OF FIGURES

NO.		PAGE
1.1	(a) Conventional transistor. (b) Junctionless transistor.	3
2.1	Schematic of nMOS transistor.	9
2.2	The $I_D - V_G$ characteristics of n-type MOSFET (nMOS).	10
2.3	Deplete the nMOS channel of holes with small positive values of gate-source voltage (Hawkins & Segura, 2005).	11
2.4	Creating the conducting channel for nMOS (Hawkins & Segura, 2005).	11
2.5	Channel pinch off for nMOS (Hawkins & Segura, 2005).	12
2.6	The $I_D - V_G$ characteristics of nMOS transistor for short and long channel device (Ferain, Colinge, & Colinge, 2011).	13
2.7	Junctionless Transistor (FERAIN, 2013).	15
2.8	Electron concentration contour plots in an n-type junctionless transistor at $V_D = 50\text{mV}$ (Yu, 2013).	16
2.9	The $I_D - V_G$ characteristics at drain bias of $\pm 50\text{ mV}$ and $\pm 1.0\text{ V}$ (Jean-Pierre Colinge et al., 2010).	17
2.10	Subthreshold slope (SS) and DIBL of bulk multi-gate junctionless nanowire transistors (JNTs) for gate lengths (L_G) variation (J. P. Colinge et al., 2011).	18
2.11	(a) The I_{ON} as a function of device width (W_{Si}) and doping concentration (N_d) by using $AR = 1$. (b) The I_{ON} as a function of device width (W_{Si}) and doping concentration (N_d) by using $AR = 2$ (J. P. Colinge et al., 2011).	19
2.12	Long-channel V_{TH} (V) vs. W_{Si} (nm) and t_{Si} (nm) for (a) $N_D = 2 \times 10^{19}\text{ cm}^{-3}$ and $EOT = 1\text{ nm}$. (b) $N_D = 5 \times 10^{19}\text{ cm}^{-3}$, $EOT = 0.5\text{ nm}$, and P+ polysilicon gate. (c) $N_D = 10^{19}\text{ cm}^{-3}$ and $EOT = 1\text{ nm}$ (midgate metal gate) (J. P. Colinge et al., 2011).	21
2.13	Cut-off frequency (f_T) of a JLSNW and a conventional SNW MOSFETs with the variation on V_{GS} at $V_{DS} = 1.0\text{ V}$ (Cho, Kim, Park, & Kang, 2011).	22

2.14	Maximum oscillation frequency (f_{\max}) of a JLSNW and a conventional SNW MOSFET with the variation on V_{GS} at $V_{DS} = 1.0$ V (Cho et al., 2011).	22
2.15	(a) The C_{gg} , C_{gs} and C_{gd} as a function of V_{GS} . (b) The g_{mi} and g_{dsi} as a function of V_{GS} (Cho et al., 2011).	23
3.1	The meshing of the 3D SOI MOSFET device.	27
3.2	3D SOI MOSFET device.	28
3.3	The generated structure of the device.	29
3.4	The generated electrode of the device.	30
3.5	The doping concentration of 3D SOI MOSFET device.	31
3.6	(a) The junction doping concentration of 2D SOI MOSFET device. (b) The junction doping concentration graph of the device.	32
3.7	The I_D - V_G characteristics of the 3D SOI MOSFET device.	33
3.8	(a) A 3D view of SOI JT and JLT devices. (b) Longitudinal section of a SOI JLT device. (c) Longitudinal section of a SOI JT device.	35
3.9	The I_D - V_G characteristics of the junction transistor measured at $V_D = 20$ mV.	37
3.10	The SS extraction method.	37
3.11	The extraction of DIBL values by using the I_D - V_G characteristics of the 3D SOI MOSFET devices at $V_D = 20$ mV and $V_D = 1.0$ V.	38
4.1	The current-voltage (I_D - V_G) characteristics of JT and JLT devices at different $V_D = 50$ mV and 1.0 V.	42
4.2	The electron concentration contour plots of JT and JLT devices at $V_D = 1$ V.	43
4.3	The I_D - V_G characteristics for JLT and JT devices with gate workfunction of 4.7 eV at $V_D = 1.0$ V.	44
4.4	Device with gate workfunction of 4.7 eV (a) The electron concentration of JLT at $V_G = 0.05$ V and $V_D = 1.0$ V. (b) The electron concentration of JT device at $V_G = 0.05$ V and $V_D = 1.0$ V. (c) The electron concentration of JLT device at $V_G = 1.2$ V and $V_D = 1.0$ V. (d) The electron concentration of JT device at $V_G = 1.2$ V and $V_D = 1.0$ V.	45

4.5	The I_D - V_G characteristics for JLT and JT devices with gate workfunction of 5.2 eV at $V_D = 1.0$ V.	46
4.6	Device with gate workfunction of 5.2 eV (a) The electron concentration of JLT at $V_G = 0.05$ V and $V_D = 1.0$ V. (b) The electron concentration of JT device at $V_G = 0.05$ V and $V_D = 1.0$ V. (c) The electron concentration of JLT device at $V_G = 1.2$ V and $V_D = 1.0$ V. (d) The electron concentration of JT device at $V_G = 1.2$ V and $V_D = 1.0$ V.	46
4.7	The I_D - V_G characteristics for JLT and JT devices with gate workfunction of 5.4 eV at $V_D = 1.0$ V.	47
4.8	Device with gate workfunction of 5.4 eV (a) The electron concentration of JLT at $V_G = 0.05$ V and $V_D = 1.0$ V. (b) The electron concentration of JT device at $V_G = 0.05$ V and $V_D = 1.0$ V. (c) The electron concentration of JLT device at $V_G = 1.2$ V and $V_D = 1.0$ V. (d) The electron concentration of JT device at $V_G = 1.2$ V and $V_D = 1.0$ V.	48
4.9	The current-voltage (I_D - V_G) characteristics at different T_{Si} and W_{Si} .	49
4.10	The threshold voltage (V_{TH}) at different T_{Si} and W_{Si} .	50
4.11	The subthreshold slope (SS) at different T_{Si} and W_{Si} .	51
4.12	The DIBL (mV/V) at different T_{Si} and W_{Si} .	52
4.13	The I_D - V_G characteristics for varied dopant concentrations of the JLT device.	53
4.14	The threshold voltage (V_{TH}) for varied dopant concentrations of the JLT device.	54
4.15	The I_{ON}/I_{OFF} ratio for varied dopant concentrations of the JLT device.	54
4.16	The subthreshold slope (SS) for varied dopant concentrations of the JLT device.	55
4.17	The transconductance (g_m) of JT and JLT devices at $V_D = 1.0$ V.	56
4.18	The output conductance (g_d) of JT and JLT devices at $V_D = 1.0$ V.	56
4.19	The capacitance gate-to-gate (C_{gg}) of JT and JLT devices at $V_D = 1.0$ V.	57
4.20	The intrinsic gain (A_V) of JT and JLT devices at $V_D = 1.0$ V.	58
4.21	The current gain cut-off frequency (f_T) based on $g_m/2\pi C_{gg}$ of JT and JLT devices at $V_D = 1.0$ V.	59

4.22 The current gain cut-off frequency (f_T) of JT and JLT devices at $V_D = 1.0$ V.

59

©This item is protected by original copyright

LIST OF TABLES

NO.		PAGE
3.1	Device parameters for JT and JLT devices.	36
3.2	The comparison between fabricated and simulated junctionless transistors.	40
4.1	Device parameters for JT and JLT devices for different gate workfunction.	44
4.2	Device parameters for JT and JLT devices for different T_{Si} and W_{Si} .	48
4.3	The I_{ON} of JT and JLT devices at different T_{Si} and W_{Si} .	50

©This item is protected by original copyright

LIST OF ABBREVIATIONS

SCE	Short-channel effect
TCAD	Technology computer aided design
2D	2-Dimensional
3D	3-Dimensional
SOI	Silicon-on-insulator
JT	Junction transistor
JLT	Junctionless transistor
RF	Radio frequency
MOSFET	Metal oxide semiconductor field effect transistor
FinFET	Fin-field effect transistor
EOT	Equivalent oxide thickness
UTB	Ultra-thin body
BJT	Bipolar junction transistor
FET	Field effect transistor
IC	Integrated circuits
nMOS	n-type metal oxide semiconductor
S/D	Source/Drain
SS	Subthreshold slope
DIBL	Drain induced barrier lowering
AR	Aspect ratio
JNT	Junctionless nanowire transistor
IM	Inversion-mode
SNW	Silicon nanowire

JLSNW	Junctionless silicon nanowire
DC	Digital characteristics
AC	Analogue characteristics
CC	Constant current

©This item is protected by original copyright

LIST OF SYMBOLS

L_G	Gate length
T_{OX}	Gate oxide thickness
T_{BOX}	Buried oxide thickness
T_{Si}	Silicon body thickness
W_{Si}	Silicon body width
N_D	Donor dopant concentration
V_{TH}	Threshold voltage
V_G	Gate voltage
V_D	Drain voltage
I_{ON}	On-current
I_{OFF}	Off-current
I_{Doff}	Off drain current
g_m	Transconductance
g_d	Output conductance
C_{gg}	Gate-to-gate capacitance
f_{max}	Maximum oscillation frequency
G_{dsi}	Intrinsic source-drain conductance
C_{gs}	Gate-to-source capacitance
A_v	Intrinsic gain
f_T	Current gain cut-off frequency

Junctionless Transistor: Kajian Parametrik dengan Pemendapan Konvensional dalam MOSFET

ABSTRAK

Kemajuan teknologi hari ini telah dibangunkan secara pesat untuk menampung keperluan teknologi semasa yang menjadi sangat kompetitif dan permintaan yang tinggi untuk menampung gaya hidup manusia. Alat elektronik memacu pasaran dengan menyediakan cip pada kelajuan yang tinggi dan penambahan fungsi yang lebih baik. Hal ini telah menjadi semakin mencabar apabila ketumpatan dan prestasi transistor meningkat secara agresif. Pengecilan yang berterusan terhadap transistor konvensional akan memberi kesan teruk pada kesan saluran pendek (SCE), dan salah satu penyelesaian adalah simpang ultra-cetek. Persimpangan ultra-cetek adalah sangat mencabar kerana ia meningkatkan kos fabrikasi dan menyukarkan proses fabrikasi. Dalam kajian ini, transistor mempunyai jenis pendap yang sama pada saluran, penguras, dan sumber di mana simpang ultra-cetek telah dihapuskan. Oleh itu, ia dipanggil *junctionless transistor (JLT)*. Penyerapan tidak akan berlaku pada transistor di mana ia akan mengurangkan kos untuk teknik ultralaju penyembuhan pemanasan. Selain itu, ia membolehkan transistor yang dapat direka dengan saluran yang lebih pendek jika tiada kecerunan kepekatan doping di antara penguras dan saluran atau sumber dan saluran. Prinsip operasi *junctionless transistor* dikaji dengan melalui simulasi berangka yang menggunakan alat simulasi TCAD. Pertama, prestasi peranti daripada 3 Dimensi (3D) silikon dalam penebat (SOI) *junctionless transistor* dengan 100 dan 10 nm panjang gerbang, telah dibandingkan dengan 3D SOI transistor konvensional (JT) dengan panjang gerbang yang sama. Dalam usaha untuk mencapai pengurangan penuh, parameter seperti fungsi kerja gerbang logam, kepekatan doping, dan dimensi telah dipertimbangkan secara khusus dalam proses simulasi. Merit-angka untuk ciri-ciri digital seperti voltan ambang (V_{TH}), arus semasa (I_{ON}), dan cerun *subthreshold* adalah parameter utama yang telah dikaji. Seterusnya, pencirian merit-angka terhadap analog dan frekuensi radio (RF) telah dilaksanakan. Berdasarkan kepada simulasi, 1) peranti JLT yang direka adalah lebih sesuai dengan fungsi kerja gerbang logam yang lebih tinggi daripada 5.0 eV manakala peranti JT yang direka adalah lebih sesuai dengan fungsi kerja gerbang logam pertengahan seperti 4.6 eV. 2) transistor JLT memerlukan fungsi kerja gerbang logam yang tinggi untuk mengawal saluran. 3) peranti JT adalah kurang sensitif terhadap perubahan kepekatan pemendapan, ketebalan badan silikon (T_{Si}) dan lebar (W_{Si}) berbanding dengan peranti JLT. Akhir sekali, prestasi peranti pada merit-angka analog dan RF menunjukkan bahawa, tidak ada perbezaan yang ketara di antara peranti JLT dan JT dengan kes kedua menunjukkan prestasi lebih baik sedikit, yang berkaitan dengan kapasitan gerbang-ke-gerbang (C_{gg}) yang rendah.

Junctionless Transistors: Parametric Study with Conventional Doping in MOSFETs

ABSTRACT

The advancement of today technologies has been aggressively developed as the needs of current technology that becoming competitive and demanding to accommodate human lifestyle. The electronic gadgets drive the market with the requirements to provide efficient chip functionality at higher speed and extra functionality. This has become more challenging as the transistor density and performance are aggressively increasing. Thus, continuous downscaling of the conventional transistor will lead to severe short-channel effect (SCE), and one of the solutions is a ultra-shallow junction. Ultra-shallow junction is very challenging as it increases in fabrication cost and difficulty in the fabrication process. In this study, the channel, drain, and source have the same type of doping where the ultra-shallow junction has been eliminated. Hence, it is called junctionless. There will be no diffusion will take place where it will remove the high cost for ultrafast annealing techniques. Besides that, it allows the transistor to be fabricated with a shorter channel if the gradient of the doping concentration is zero between drain and channel or source and channel. This operation principle of the junctionless transistor is investigated through numerical simulations using technology computer aided design (TCAD) simulation tools. Firstly, the device performance of 3-Dimensional (3D) silicon-on-insulator (SOI) junctionless transistor (JLT) with 100 and 10 nm gate lengths, have been compared to the 3D SOI junction transistor (JT) with the same gate length. In order to achieve full depletion, the parameters such as metal gate workfunction, doping concentration, drain bias, and dimension are considered in the simulation process. The digital figure-of-merits characteristics such as threshold voltage (V_{TH}), on-current, subthreshold slope, and drain-induced-barrier-lowering are the main parameters that have been investigated. Following next is the characterization on the analog and radio frequency (RF) figures-of-merit. Based on the simulations, 1) the designated JLT device is more suitable to the higher gate workfunction of more than 5.0 eV whereas the designated JT device is more suitable with mid-gap values of gate workfunction of 4.6 eV. 2) the JLT transistor requires high gate work-function to have control over the channel. 3) the JT device is less sensitive to the variation of silicon body thickness (T_{Si}) and width (W_{Si}) compared to JLT. Lastly, the device performance on analog and RF figures of merit shows that no significant different between JLT and JT with the latter case shows slightly better performance, related to lower gate-to-gate capacitance (C_{gg}).

CHAPTER 1

BACKGROUND

1.1 Introduction

Human lifestyle has been improving day by day with the help of newer technology as the needs of nowadays technology have been competitive and demanding. Then, the requirements to provide efficient chip functionality at higher speed have become more challenging as the transistor density and performance are aggressively increasing. Metal oxide semiconductor field effect transistor (MOSFET) is the most common transistor that has been used in both digital and analogue circuits. Single silicon microchip has been made up with few hundreds of transistors and it has gone up to over several billion today. This has been supported by Moore's law, where the number of transistors doubled every 12 to 18 months while price keeping unchanged. As a result, the size of the transistor has been miniaturized to support the industrial needs and it is become challenging to create high quality junctions.

Besides that, the miniaturized of the transistor will lead to higher leakage current where it will degrade the transistor performance. Many researches have been done to overcome these leakage current issues as it becomes a big obstacle to the transistor downsizing. The multi-gate structure such as Fin Field Effect Transistor (FinFET) (Lakshmi & Srinivasan, 2012; Makovejev et al., 2012; Nawaz, Dutta, Chattopadhyay, & Mallik, 2014; Seo, Yuan, & Kang, 2013), Si-nanowire (Bishnoi & Ghosh, n.d.; J. P. Colinge et al., 2011; Jean-Pierre Colinge et al., 2010; FERAIN, 2013; Larki, Hutagalung, Dehzangi, Saion, & Abedini, 2012; Mariniello & Pavanello, 2014; C. Park et al., 2012; Souza et al., 2011; Trevisoli, Doria, de Souza, & Pavanello, 2013), double-gate (Ávila-

Herrera et al., 2015; Dou, Wan, Jiang, Zhu, & Zhang, n.d.; Medhi, 2014; Rahul, Yadav, & Bohat, 2014; Wu, Jin, Chuai, Liu, & Lee, 2013; Wu, Jin, Kwon, et al., 2013), and tri-gate (D. Jeon et al., 2013; D.-Y. Jeon et al., 2013; Leuven, Ingenieurswetenschappen, & Elektrotechniek, 2008; S. J. Park et al., 2013; Paz & Pavanello, n.d.; Razavi, 2013; Rios et al., 2011) MOSFETs has been investigated by the researchers to overcome the leakage current issues. In addition, the application of high-k/metal gate (Ana, 2011; “Chapter 5 Effect of Gate Electrode Work Function Variation on Dc and Ac Parameters in,” 2002; Gundapaneni, Ganguly, & Kottantharayil, 2011b; Lakshmi & Srinivasan, 2012; Leuven et al., 2008; Rahul et al., 2014; Wang, Shan, Dou, Wang, & Cao, 2015) technologies has been implemented down to 1.2 nm (Iwai, 2015) but the researches are continue. The manufacturing of equivalent oxide thickness (EOT) scaling down to 0.9 nm (Iwai, 2015) has shown that the continuous study on transistor has been done to overcome this challenge.

1.2 Research Background

1.2.1 Rational

Commonly, the existing planar or multi-gate transistor devices are based on the presence of junction which consists of drain, channel, and source as shown in Fig. 1.1 (a) to allow the current flow through or stop depending on the applied voltage. The junction is formed when there are two (2) semiconductor interfaces with different polarities between one another. The junction transistor is implemented not only for previous technology but also for advanced devices technology such as ultra-thin body (UTB/UTBB) (M K Arshad et al., 2013; Mohd Khairuddin Arshad et al., 2012; Litty, Ortolland, Golanski, & Cristoloveanu, 2015; Md Arshad, Othman, & Hashim, 2015) or FinFET architecture (Lakshmi & Srinivasan, 2012; Makovejev et al., 2012; Nawaz et al.,

2014; Seo et al., 2013). In those technologies, ultra-sharp doping junction gradients are needed to achieve better performance in an advanced scaled transistor. Thus, a high cost budget is required to manufacture the transistor because it has requires the development of high cost millisecond annealing techniques. Recently, there is a research that looking for a transistor that does not requires the present of junction i.e. the drain, channel, and source has same doping concentration as illustrate in Fig. 1.1 (b). This transistor is known as the junctionless transistor. Therefore, the continuous study on junctionless transistor has been done by most of the device researcher to overcome this challenge since 2010.




Figure 1.1: (a) Conventional transistor. (b) Junctionless transistor.

1.2.2 Problem Statement

Transistors are the elementary building blocks of the modern electronic devices where all the existing transistors such as bipolar junction transistor (BJT), field effect transistor (FET), MOSFET, and others have junction. Junction is occurring between the interfaces of oppositely doped semiconductor material. For an example, the opposite doping types in p-n junctions creates a depletion region naturally at thermal equilibrium. However, these transistors have faced several issues as the device is scaled down to nanometer regime. The fabrication of high quality junctions become more difficult as the transistors become smaller. This is because the manufacturing of high quality junctions becomes very expensive and difficult to be controlled since it requires several steps of lithography process. This problem becomes the main aspect that driving up costs in the IC manufacturing process.

Hence, the uses of thin effective oxide thickness (EOT) has been introduced because it can control threshold voltage (V_{TH}) roll-off as the channel length become shorter. Thin EOT is important as it will produce larger capacitance gate oxide and it will increase the on-state current of the transistor where the circuit speed tends to be maximized. Tunnelling leakage current becomes the most serious limiting factor for silicon dioxide (SiO_2) films thinner than 1.5nm. The chip oxide leakage current would be 10 A if an integrated circuit (IC) chip contains 1 mm² total area of this thin dielectric which SiO_2 leaks 103 A/cm² at EOT of 1.2 nm (Hu, 2009). Thus, the miniaturization has faced a significant challenge as it will lead to high current leakage, high power consumption, and lower the device performance as the number of transistors increases. Therefore, junctionless is easier and more saving in the IC manufacturing point of views.

1.2.3 Objectives

There are several objectives that can be achieved throughout this project as followed:

- To optimize the critical parameters in order to achieve full-depletion (parameters such as silicon thickness, width, gate workfunction, and dopant concentration will be considered in the simulation).
- To make the comparison between junctionless and junction transistors device performance in terms of digital figure-of-merits.
- To report the device performance on analogue and RF figures-of-merit between junctionless transistor (JLT) and junction transistor (JT).

1.3 Research Scopes

The aim of this research is to investigate the device performances of junctionless transistors over the conventional MOSFET. All devices in this project were simulated in 3-Dimensional (3D) images that have been performed by using Technology Computer Aided Design (TCAD) of Atlas simulator by Silvaco. The scope of this research work has been divided into four (4) main parts. The main parts are gate workfunction, silicon body width and thickness, and doping concentration. Before the research work can be properly conducted, the pre-work has been done to get the desired designated JLT and JT devices. The pre-work is the research based on other researchers, study the Atlas manual, and rewrite the coding until the desired designated JLT and JT devices have been achieved. Then, the research work can proceed to the main parts of the research scopes.

Firstly, the gate workfunction has been investigated throughout the simulation process for both devices. The mid-gap and high value of gate workfunction have been manipulated throughout the simulations process where the results have been analysed. Secondly, the silicon body width and thickness have been studied. These results have been analysed into electrical characterization and electron concentration. The digital figure-of-merits characterization such as threshold voltage, on- and off-state current, subthreshold swing, and drain induced barrier lowering has been applied throughout the analysis as an indicator of the device performances. In addition, the electron concentration has been analysed in order to investigate the device physics of the JLT and JT devices.

Thirdly, the doping concentration has been varied throughout the simulation process. The doping concentration is also important as the gate workfunction because it will have a huge effect on JLT device performance. Lastly, the device performance on analogue and RF figures-of-merit characterizations between JLT and JT down to 10 nm regime has

been reported. The purpose of this third research work is to know the downscaling limitation of this JLT device. Therefore, these research scopes are important as it would be used to analyse overall device performance of the JLT device over the conventional JT device.

1.4 Thesis Organization

This thesis has been organized into five (5) chapters. The chapters have been divided into background, literature reviews, methodology, results and discussions, and conclusion. Chapter 1 consists of researches rational, problem statements, objectives, and scopes. All these have been briefly written as the introduction or background towards this research. On the other hand, there were the theoretical parts of the device and others research that similar to this research in Chapter 2. Chapter 2 is important as it will give more understanding about the device and how to plan this research. Thus, the contents or knowledge in this chapter will be used in Chapter 4 later.

Besides that, Chapter 3 would be divided into four (4) parts. Firstly, there will be the introduction to the simulation tools which is TCAD Atlas Silvaco software that has been used throughout this research. Then, the JLT device architecture model has been explained in details by using the command scripts and the picture of the simulation model device. In addition, the simulated structures have been included in this chapter. Next, the electrical device characterization and data extraction methods have been explained in this chapter.

Moreover, there would be results and discussions in Chapter 4. The current-voltage characteristic curve would be generated and the other parameters such as threshold voltage (V_{TH}), on-state current (I_{ON}), off-state current (I_{OFF}), subthreshold slope (SS) and drain induced barrier lowering (DIBL) values were extracted. In addition to that, analogue

and radio frequency (RF) characterizations have been included in the results and discussions parts. These parameters are important as it will be used to analyse the 3D SOI JLT device performances. The conclusion and the recommendation would be discussed further in Chapter 5.

©This item is protected by original copyright

CHAPTER 2

LITERATURE REVIEWS

2.1 Introduction

This chapter elaborates the overview, to provide fundamental knowledge on MOSFET operation and the need of new device workfunction such as JLT. One knows that the size of MOSFET devices has been scaled down aggressively in these past few years due to the technology demand nowadays. There will be critical technology issues that must be overcome due to the scaled down of the MOSFET to nanometer regime. This critical issue is short channel effects (SCE) where it will hinder the MOSFET performances. Hence, it will minimize the power dissipation and the power supply voltages of this MOSFET device (Zhang, Zhao, Member, & Seabaugh, 2006).

2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

The transistor is very important as it is needed in almost electronic devices and systems nowadays. The transistor has been reformed year by year after the progression by John Bardeen, Walter Brattain, and William Shockley in 1947. It has become a turning point to a creation of smaller electronic devices even though J. E. Lilienfield's has patent the basic principle of FET in 1925. FET has plays an important role in human life as it is widely used in various fields that make human life become easier. Thus, the study of FET has been aggressively studied by another researcher as the principle of FET can be applied in various applications.