



# **An Efficient Parallel FPGA-based Architecture to Implement AES in Image-based IoT Applications**

by

**Nada Qasim Mohammed  
(1740212496)**

A thesis submitted in fulfillment of the requirements for the degree of  
Doctor of Philosophy

**Faculty of Electronic Engineering & Technology  
UNIVERSITI MALAYSIA PERLIS**

2023

## ACKNOWLEDGEMENT

First and foremost, praise and thanks to God, the Almighty, for His showers of blessings throughout my thesis work to complete the research successfully. I want to express my sincere gratitude to my supervisor, Assoc. Prof. Dr. Amiza Amir, for the continuous support of my Ph.D. study and research and for his patience, motivation, enthusiasm, and immense knowledge. His guidance helped me in all the time of research and writing of this thesis. I could not have imagined having a better advisor and mentor for my Ph.D. study.

I would like to express my sincere thanks to my co-supervisor, Prof Ir Ts Dr R Badlishah Ahmad for giving me the opportunity to do research and providing invaluable guidance throughout this research. My sincere thanks also go to the rest of my thesis committee: (Dr. Muataz Hameed Salih) for insightful comments and hard questions. I am extremely grateful to my parents, my husband, and my two lovely boys for their love, prayers, care, and sacrifices for educating me and continuing to support me in completing this research work. I am very thankful to my sister and brothers for their love. Finally, my thanks go to all the people who have supported me in completing the research work, either directly or indirectly.

©This item is protected by original copyright

## TABLE OF CONTENTS

	<b>PAGE</b>
<b>DECLARATION OF THESIS</b>	<b>i</b>
<b>ACKNOWLEDGEMENT</b>	<b>ii</b>
<b>TABLE OF CONTENTS</b>	<b>iii</b>
<b>LIST OF TABLES</b>	<b>vii</b>
<b>LIST OF FIGURES</b>	<b>viii</b>
<b>LIST OF ABBREVIATIONS</b>	<b>xii</b>
<b>ABSTRAK</b>	<b>xiv</b>
<b>ABSTRACT</b>	<b>xv</b>
<b>CHAPTER 1 : INTRODUCTION</b>	<b>1</b>
1.1 Overview	1
1.2 Problem Statement and Motivation	5
1.3 Research Objectives	7
1.4 Research Scope	7
1.5 Thesis Organization	8
<b>CHAPTER 2 : LITERATURE REVIEW</b>	<b>9</b>
2.1 Introduction	9
2.2 Internet of Things	9
2.2.1 Components of Internet of Thing	11
2.2.2 Communications Models of Internet of Things	13
2.3 Embedded System	16
2.3.1 IoT and Embedded System	17
2.4 FPGA Design Challenges and Solutions	18

2.4.1	Related FPGA with Embedded IoT System	19
2.4.2	FPGAs Power Applications Performance	23
2.5	Security Issues	24
2.5.1	IOT Security Attack	27
2.6	Communications Protocols for Internet of Things Devices	29
2.6.1	Universal Asynchronous Receiver/Transmitter (UART)	29
2.6.2	Serial Peripheral Interface (SPI)	30
2.6.3	Inter-Integrated Circuit (I2C)	30
2.7	Parallel Computing as a Solution Embedded System	33
2.7.1	Construct and Terminology	34
2.7.1.1	Von Neumann Computer	34
2.7.1.2	Taxonomy of Parallel Processor Architectures	35
2.8	Parallelism	37
2.8.1	Spatial Parallelism	38
2.8.2	Temporal Parallelism	41
2.9	Cryptography	41
2.9.1	Cryptographic Algorithm Types	42
2.9.2	Evaluation the Encryption Algorithms	45
2.9.3	Advance Encryption Standard Cipher	45
2.9.4	Comparative Analysis of Popular Encryption Algorithms	47
2.10	Related work	48
2.11	Research Gaps	54
2.12	Summary	55
<b>CHAPTER 3 : METHODOLOGY</b>		<b>56</b>
3.1	Introduction	56
3.2	Top Level Design of FPGA-IoT-based Parallelized Architecture	56

3.2.1	Images Preparations	58
3.2.2	Splitter and Combiner Unit	58
3.2.2.1	Image Splitter	58
3.2.2.2	Image Combiner	60
3.2.3	Processing Engine	61
3.2.4	Universal Asynchronous Receiver/Transmitter (UART)	63
3.2.4.1	Transmitter TX	64
3.2.4.2	Receiver RX	65
3.3	Single Computing Processing Engine Architecture Model Design on FPGA	66
3.4	Quad Computing Engines Architecture Model Design on FPGA	69
3.4.1	Quad Computing Engines Architecture Model Design on FPGA to Process Single Image	69
3.4.2	Quad Computing Processing Engines Architecture Model Design on FPGA to Process Multiple-Images	72
3.5	Shifting Processing	75
3.6	Design Performance verification and validation	77
3.7	AES 128-bit Encryption Description	78
3.7.1	Sub Bytes Stage	80
3.7.2	Shift Rows Stage	80
3.7.3	Mix Columns Stage	81
3.7.4	Addroundkey Function	82
3.8	AES 128-bit Decryption Description	82
3.9	Implementation Using Development and Education Board System-On-Chip and Neek Board	83
3.10	Summary	86
<b>CHAPTER 4 : RESULTS &amp; DISCUSSION</b>		<b>87</b>
4.1	Introduction	87

4.2	Implementation	87
4.3	Single Computing Processing Engine Implementation	89
4.4	Quad Computing Processing Engines	94
	4.4.1 Processing Single Image Using Multiple Processing Engines	94
	4.4.2 Processing Multiple Images Using Multiple Processing	98
4.5	Propose Architecture Comparisons	106
4.6	Comparison with Other Works	110
4.7	Summary	113
	<b>CHAPTER 5 : CONCLUSION</b>	<b>116</b>
5.1	Introduction	116
5.2	Research Contribution	116
5.3	Future Works	117
	<b>REFERENCES</b>	<b>119</b>
	<b>APPENDIX A SAMPLE APPENDIX 1</b>	<b>129</b>
	<b>LIST OF PUBLICATIONS</b>	<b>133</b>

## LIST OF TABLES

		<b>PAGE</b>
Table 2.1	Comparison of Protocols UART, SPI, and I2C of Comparison	31
Table 2.2	Asymmetric and Symmetric Encryption Algorithm Comparison	44
Table 2.3	Features of AES -128 bit	47
Table 2.4	RSA, DES and AES Algorithms Comparisons.	48
Table 2.5	Overview of Different Works Based On FPGA from Literature	50
Table 2.6	Gap of the Research.	54
Table 4.1	Analysis Single Computing Processing Engine of Single	93
Table 4.2	Result of the Quad Computing Processing Engine for Quad Images	105
Table 4.3	Comparison of The Results of Image Engines.	109

## LIST OF FIGURES

	<b>PAGE</b>	
Figure 2.1	The Schematic of the Internet of Things. It shows the Application Areas and End Users	10
Figure 2.2	The Internet of Things Estimate For 2015 2025 (In Billions)	11
Figure 2.3	The Communication Model of The Device-To-Device	13
Figure 2.4	The Communications Model of Device-To-Cloud	14
Figure 2.5	The Device-To-Gateway Communication Model	15
Figure 2.6	The Model Using Back-End Data-Sharing.	15
Figure 2.7	Basic FPGA Structure	19
Figure 2.8	Security Requirement of IoT environment.	25
Figure 2.9	Taxonomy of IoT Security Requirements	28
Figure 2.10	Parallel Computing	34
Figure 2.11	Flynn's Classical Taxonomy	35
Figure 2.12	Parallel Structures.	38
Figure 2.13	Parallel Pipeline Model.	39
Figure 2.14	Spatial And Temporal Parallelism.	40
Figure 2.15	The Symmetric Cryptosystem	41
Figure 3.1	Design Flow Of FPGA-IoT-Based Parallelized Architecture.	56
Figure 3.2	Flowchart Image Splitter.	59
Figure 3.3	The Image Splitting Into Four Parts.	60
Figure 3.4	The Flow Chart For Combiner Image.	61
Figure 3.5	The Processing Engine Top Level Design Diagram.	62
Figure 3.6	UART Connected With Data Bus.	63

Figure 3.7	Flowchart For The UART Tx Design.	65
Figure 3.8	Flowchart For Single Computing Engine With one Image.	67
Figure 3.9	Block Diagram of Single Computing Processing Engine Architecture.	68
Figure 3.10	Block Diagram of Quad Computing Engine To Process Single Image.	70
Figure 3.11	Flowchart For Quad Computing Processing Engine With Single Image.	71
Figure 3.12	Block Diagram of Quad Computing Processing Engine With Quad.	72
Figure 3.13	Flowchart For Quad Computing Processing Engine With Quad Image.	74
Figure 3.14	Original Sequence of Images Parts.	76
Figure 3.15	Sequence of Images Parts After Shifting Process.	76
Figure 3.16	The Block Diagram of 128-AES Algorithm Encrypt.	78
Figure 3.17	The Sub Byte Operation.	79
Figure 3.18	The Operation of The Shift Rows Functions.	80
Figure 3.19	The Operation of The Mix Columns.	80
Figure 3.20	The Operation of The Addaroundkey.	81
Figure 3.21	Flowchart For The Operation of AES-128-Bit Decryption.	82
Figure 3.22	The Altera Development And Education- System-On-Chip Board (DE1_SOC).	83
Figure 3.23	The NEEK Board.	84
Figure 4.1	Input Benchmark Images	87
Figure 4.2	Results For The First Experiment Colour Image Using Single Processing Engine	89
Figure 4.3	Results For The Second Experiment Colour Image Using Single Processing Engine	89

Figure 4.4	Results for the First Experiment of Gary Image Using Single Engine.	90
Figure 4.5	Results for The Second Experiment of Gary Image Using Single Engine.	90
Figure 4.6	The Compilation Report for Maximum Frequency for Single Processing Engine .	91
Figure 4.7	The Compilation Report for Resource Utilization for The Single Processing Engine.	92
Figure 4.8	Separate Image Into Quad Sub Image .	93
Figure 4.9	Display Quad Sub Image on LCD Touch Screen For Neek Board.	94
Figure 4.10	The First Experiment Colour Image Using Quad Engine.	95
Figure 4.11	The Second Experiment Colour Image Using Multi Engine.	95
Figure 4.12	The First Experiment Gary Image Using Multi Computing Engine.	96
Figure 4.13	The Second Experiment Gary Image using Multi Computing Engine.	96
Figure 4.14	Splitting Each Image into Four Parts.	97
Figure 4.15	Shifting of Image Parts Process Operation.	98
Figure 4.16	Real Live Result for Quad-Computing With Quad Images.	99
Figure 4.17	Real Live Result after Shifting Process Operation.	99
Figure 4.18	The Second Testing for Splitting Each Image Into Four Part.	100
Figure 4.19	The Shift Images Parts Operation.	101
Figure 4.20	Real Live Result For Quad-Computing Engine With Quad Images.	102
Figure 4.21	Real Live Result for Quad-Computing Engine with Quad Images After Shifting Process.	102

Figure 4.22	The Compilation Report for Maximum Frequency For Quad Processing Engine.	103
Figure 4.23	The Compilation Report For Resource Utilization For The Quad Processing Engine.	104
Figure 4.24	Performance Of Computing Engines Of Image.	106
Figure 4.25	Slice Registers Comparison Between Previous Work And The Proposed .	108
Figure 4.26	Frequency Comparison Between Existing Work And The Proposed Technique .	109
Figure 4.27	Throughput Comparison Between Existing Work And The Proposed Technique.	109

©This item is protected by original copyright

## LIST OF ABBREVIATIONS

AES	Advance Encryption Standard
ASIC	Application Specific Integrated Circuits
CA	Cryptographic Algorithm
CB	Connection Block
CLB	Configurable logic blocks
CPU	Central Processing Unit
CUI	User Interface
SPI	Serial Peripheral Interface
DE	Development and Education
DES	Data Encryption Standard
DLL	Delay-Locked Loop
DSP	Digital Signal Processing
DT <sub>M</sub>	Data Transfer in Megabits.
DT <sub>G</sub>	Data Transfer in Gigabits
FPGA	Field Programming Gate Array
F <sub>Max</sub>	Frequency Maximum.
GRM	General Routing Matrix
I2C	Inter-Integrated Circuit
MIMD	Multiple Instruction Stream Multiple Data Stream
MISD	Multiple Instruction Stream Single Data Stream
SIMD	Single Instruction Stream Multiple Data Stream
SISD	Single Instruction Stream Single Data Stream
HDL	Hardware Description Language
IDB	Input Data Buffer
IOB	Input / Output Logic Blocks
IoT	Internet of Thing
LCD	Liquid-Crystal Display
LUT	Look-Up Table
MUX	Multiplexer
NCD	Native Circuit Description
NIST	National Institute of Standards and Technology
NEEK	Nios II Embedded Evaluation Kit

N <sub>CE</sub>	No of the Computing Engine
N <sub>BPS</sub>	No of the bits per Second.
ODB	Output Data Buffer
PLD	Programmable Logic Devices
PLL	Phase-Locked Loop
RAM	Random-Access Memory
RFID	Radio Frequency Identification
ROM	Read-Only Memory
RSA	Rivest-Shamir-Adleman
RTL	Register Transfer Level
Rx	Receiver
SB	Switch Block
SOC	System on Chip
SRAM	Static Random Access Memory
T	Time in Second
TLD	Top Level Design
TTM	Time to Market
Tx	Transmitter
Thr <sub>G</sub>	Throughput in Gigabits per Second.
Thr <sub>M</sub>	Throughput in Megabits per Second.
Thrs	Throughput of the System
UART	Universal Asynchronous Receiver/Transmitter
VHSIC	Very High Speed Integrated Circuit

# Seni Bina Berasaskan FPGA Selari Yang Cepak Untuk Melaksanakan AES Dalam Aplikasi IoT Berasaskan Imej

## ABSTRAK

Internet of Things (IoT) ialah rangkaian yang membolehkan peranti mengumpul dan memproses maklumat, tanpa campur tangan manusia, dari tempat terpencil. Peranti IoT berurusan dengan sejumlah besar data yang dihantar, diproses dan disimpan. Ini disertai dengan peningkatan ancaman untuk mengakses, mencuri, merosakkan atau menukar maklumat semasa penyimpanan atau penghantaran melalui saluran tidak selamat. Algoritma kriptografi keselamatan tinggi seperti AES memerlukan keupayaan pengiraan yang tinggi untuk mencapai keselamatan maklumat. Tetapi kebanyakan peranti IoT mempunyai kuasa pemprosesan yang terhad. Oleh itu, adalah perlu untuk menggunakan seni bina pengkomputeran selari yang mengeksploitasi teknologi moden dalam kedua-dua selari spatial dan temporal untuk mendapatkan kuasa pengiraan yang paling boleh difikirkan. Pelbagai kaedah telah diperkenalkan untuk mencapai pemprosesan selari. Salah satu daripadanya ialah tatasusunan gerbang boleh diprogramkan medan (FPGA), yang mempunyai ciri-ciri yang baik sesuai untuk melaksanakan seni bina selari dengan penggunaan kuasa yang lebih rendah. Tesis ini bertujuan untuk mereka bentuk dan melaksanakan alat pancar-terima seni bina enjin pemprosesan berbilang pengkomputeran tertanam dengan prestasi tinggi, untuk mendapatkan daya pemprosesan yang lebih baik menggunakan kedua-dua selari ruang dan temporal pada teknologi FPGA untuk menyulitkan dan menyahsulit imej. Dalam reka bentuk ini, dua papan digunakan, "papan DE1\_Soc dan NEEK" dengan peranti Altera Quartus prime 18.1, cyclone v 5CSEMA5F31C6 FPGA untuk sintesis dan simulasi. Setiap enjin beroperasi pada frekuensi maksimum 600 MHz dalam satu enjin dan 412 MHz dalam enjin empat. Dalam proses penyulitan dan penyahsulitan, setiap imej dibahagikan kepada bahagian bersaiz sama, dan satu enjin memproses setiap bahagian secara serentak untuk mencapai keselarian ruang. Secara dalaman, enjin mengendalikan bahagian imej dalam keselarian temporal menggunakan saluran paip dalam untuk melaksanakan tugas yang berbeza secara serentak. Semua data yang diproses dalam enjin disulitkan melalui algoritma AES, dilaksanakan sebagai bahagian penting dalam seni bina enjin. Keputusan yang diperolehi meningkatkan daya pemprosesan sebanyak 210.9 Gbps dalam enjin quad dan 76.8Gbps dalam enjin tunggal. Ini menjadikan seni bina pengkomputeran ini cepak dan sesuai untuk aplikasi pantas seperti IoT.

# **An Efficient Parallel FPGA-based Architecture to Implement AES in Image-based IoT Applications**

## **ABSTRACT**

Internet of Things (IoT) is a network that enables devices to collect and process information, without human intervention, from remote places. IoT devices deal with a massive amount of transmitted, processed, and stored data. This is accompanied by increased threats to access, steal, damage, or change the information during storage or transmission over unsecured channels. High-security cryptography algorithms like AES require high computational capabilities to achieve information security. But most IoT devices have limited resource. Therefore, it is necessary to use parallel computing architectures that exploit modern technologies in both spatial and temporal parallelisms to obtain the most conceivable computational power. Various methods have been introduced to achieve parallel processing. One of them is field-programmable gate arrays (FPGAs), which have good characteristics suitable for implementing parallel architectures with lower power consumption. This research aims to design and implement an embedded multiple computing processing engine architecture transceivers with effective performance, to obtain better throughput using both spatial and temporal parallelism on FPGA technology to encrypt and decrypt images. In this design, two boards are used, "DE1\_Soc and NEEK board" with Altera Quartus prime 18.1, cyclone v 5CSEMA5F31C6 FPGA device for synthesis and simulation. Each engine operates at a 600 MHz maximum frequency in a single engine and 412 MHz in a quad engine. In encryption and decryption processes, each image is divided into equal-sized parts, and a single-engine processes each part concurrently to achieve spatial parallelism. Internally, the engine handles the image's part in temporal parallelism using deep pipelining to execute different tasks concurrently. All data processed in engines is encrypted via the AES algorithm, implemented as a significant part of the engine architecture. The obtained results increased throughput by 210.9 Gbps in the quad engine and 76.8Gbps in the single-engine. This makes this computing architecture efficient and suitable for fast applications such as IoT.

## CHAPTER 1 : INTRODUCTION

### 1.1 Overview

Digital image processing has evolved through various approaches due to networking and communication. A digital image consists of a finite number of elements and pixels, each having a particular place or position and a value. In recent years, the rapid development of technologies has given rise to the processing of digital image data in various applications. One of these applications is the Internet of Things (IoT), which allows a direct connection between intelligent electronic devices and sensors through the network in the real world. IoT devices gather a massive number of digital images data, with different types and sizes, from the physical environment in the real world and then may share them images via unsecured communication technologies to be used for various purposes. Most images may include sensitive personal information. (Mohialden et al., 2021), (Shahid, 2021), (Iqbal et al, 2017).

The Internet of Things (IoT) provides innovative solutions to various challenges and issues related to our lives such as smart homes, health care, smart cities, smart farming, industrial production, etc. The number of IoT devices is increasing, and they are used in all areas of everyday life practices. The total number of IoT devices is expected to reach 75 billion by 2030. In an IoT environment, the devices communicate without human intervention and are accessible globally, which means that at any time and anywhere, they can be accessed by anyone. Furthermore, in IoT, entities with significant heterogeneity are located in different areas and exchange information between each other via unsecured channels, with interoperable and scalable environments. Therefore, there are several opportunities available to intruders and hackers to gain control, usurp the object's functionality, and

access or modify IoT data, which becomes an attractive target for them. So, achieving security and privacy for the image data collected by IoT devices is gaining more and more importance. Securing such IoT device data raises many challenges, particularly in environments with limited resources and heterogeneous platforms. (Fadhil et al., 2021), (Shahid, 2021).

There is a need to use a suitable mechanism to achieve security and privacy for data collected by IoT devices that are appropriate to the nature of the internet of things environments to protect the transmitted or stored image data. One of the solutions is to use an appropriate cryptographic algorithm. There are many symmetrical and asymmetrical cryptographic systems used to provide security services. However, most of the traditional cryptosystems cannot be used for secure IoT environments because most devices within IoT work with resources constrained such as processing speed, power, and storage capacity. Hence, the adaption of efficient techniques became a challenge to guarantee the security and privacy of data collected by the IoT network devices with efficient computation power, as well as provide trusted security with cost and performance trade-offs. One efficient solution is to use cryptography, an effective tool to secure data delivered over IoT devices and networks or stored data. (Habeeba & Hussien, 2021), (Jumaa, 2017), (Tausif et al., 2017), (Staddon et al., 2021).

The Advanced Encryption Standard (AES) is one of the cryptographic data systems that has not yet been cracked. AES is a symmetric-key technique, meaning only duplicate keys for encrypting and decrypting processes are used. Three AES versions are adapted from the United States National Institute of Standards and Technology (NIST); the block size is 128.bit, but they differ in key length sizes: 128, 192, or 256 bits and number of round that depend on the key length. The AES system is referred to as the Rijndael algorithm, which

was developed by Joan Daemen and Vincent Rijmen. In this algorithm there are nine rounds, four operations are performed on the data in each of these nine rounds. In the case of encryption, the operations that are performed are: byte substitution (S-box), shift rows, mixcolumns, and add round key. In the tenth (last) round, the same operations are performed except for the Mix Columns transformation. In the case of decryption, the previous operations are performed in reverse, the reverse operations are more complex compared to the same operations in the encryption. The number of rounds in this algorithm depends on the length of the key. (Mohialden et al., 2021), (Nabil et al., 2020), (Hussein et al., 2019), (William, 2017), (Jallouli, 2017).

Although the AES algorithm provides good security, but it needs high computing power to perform its operations within several used rounds, that needs more time for the encryption and decryption of the data. So, using the AES encryption system takes a long to perform its operations, making it unsuitable for devices with limited resources. At the same time, IoT processing devices have limited resources and are not able to perform operations in a fast manner in real time. The growth of image data gathering and processing needs to explore modern technologies that speed up processing, achieve high throughput, and lower power consumption in real-time. So, it is necessary to use suitable approaches to speed up its operations to meet these requirements using the AES algorithm by implementing it in a parallel manner. One of the solutions to increase processing speed is parallel processing. For every abstraction level, there are two basic methods for creating parallel computing structures spatial parallelism and temporal parallelism. Therefore, the researchers update architecture techniques to make the processing faster than before without changing the techniques themselves (Habeeba & Hussien, 2021), (Nabil et al., 2020), (Phadikar et al., 2020), (Hameed et al., 2018).

Spatial parallelism consists of several simultaneously executed tasks, computing  $n$  cells at a time with  $n$  duplicated pipelines. While in temporal parallelism, cascading  $m$  stream processing elements are based on coarse-grained pipelining of  $m$  successive iterations. Research and academics propose many devices and techniques in hardware and software implementations that use parallel processing to achieve this goal. One of the suitable candidates' approaches to implementing parallel processing is field-programmable gate arrays (FPGAs), which have features that meet parallel processing requirements for IoT environments (Kamalakkannan et al., 2021), (Phadikar et al., 2020), (Purkayastha et al., 2018), (Nagasu et al., 2016).

FPGAs provide the System on Chip (SoC) technique, in which the designer uses this to design and implement a large number of hardware clocks via a single chip only. FPGA can reconfigurable and process signals, manipulate them, and produce output pins efficiently, which helps to deem them as a special purpose reprogrammable processor. Embedded systems are most often the core of IoT devices as a result of their low power consumption and low price. (Zodpe & Sapkal, 2020), (Yazdeen et al., 2021).

The Field Programmable Gate Arrays (FPGAs), which are semiconductor devices, are based around a matrix of configurable logic blocks (CLBs) and constitute the main logic resource for implementing synchronous as well as combinatorial circuits, which are connected via programmable interconnects. Each CLB contains four slices, each containing two Look-Up Tables (LUTs) to implement logic and two dedicated storage elements that can be used as flip-flops or latches. Due to FPGAs, programmable nature is an ideal fit for many markets. One can be used FPGAs to implement any logical function that an Application Specific Integrated Circuit (ASIC) could perform. FPGAs have the ability to update the functionality, partially re-configuration a portion of the design, and the low costs

relative to an ASIC design, which offer many advantages for many applications implementation that need high processing power. The FPGA series produced by Altera is one of the most advanced FPGA families used in industry and education. The configurability of FPGA is generally specified using an HDL (Hardware Description Language) that is needed and important for describing the structure and functions of architectures to be designed. The proposed, designed architectures are implemented in this thesis using two boards the Altera FPGA devices. (Jasim Shaban, 2020), (Neelima, & Brindha, 2018).

This work presents a high-performance Quad-engines architecture aimed at overcoming the security and trust problems surrounding the Internet of Things using the Advanced Encryption Standard (AES) algorithm. It applies an FPGA-based embedded system to keep hardware costs as low as possible by employing them to perform independent computational tasks to process data in real-time. The proposed design uses two boards with different capabilities the Development and Education Kit (DE1) and the Nios II Embedded Evaluation Kit (NEEK), makes them compatible, allowing communication via Wi-Fi. Two approaches to architecture use spatial and temporal parallelism by using single or quad engines for secure data, which are suitable and convenient for IoT environments. The architecture works by partitioning each image into several parts and distributing these parts to four engines, where each image part is processed by one engine using concurrent spatial and temporal parallelism.

## **1.2 Problem Statements and Motivations**

IoT applications have expanded into many aspects of our contemporary lives. This expansion was accompanied by significant growth in data gathering, transmitting,

processing, and storage, which included sensitive information. Most transmitted or stored data has become a target for intruders, hackers, and unauthorized access. Therefore, these IoT data challenges need mechanisms to protect them, which act as a gatekeeper of security within the whole life from all kinds of data corruption or unauthorized use. One of the most effective methods to protect them is to use powerful and trusted cryptographic security algorithms. These algorithms must meet the requirements of maintaining data security in an IoT environment without a standard encryption system that faces these security challenges and is commensurate with the capabilities of the devices. (Jeyanthi & Thandeeswaran, 2019), (Yazdeen et al., 2021), (Mohialden et al., 2020).

Many algorithms are proposed to encrypt/decrypt the data, each one has its pros and cons, but some of them are not suitable for the requirements of resource-constrained IoT devices since they need high computing power. Therefore, there is a need to use cryptographic algorithms that are appropriate to the nature of the IoT environments and match the capabilities of IoT devices by exploring modern technologies by speeding up the processing to achieve high throughput and lower power consumption within real-time processing. One of the most powerful and trusted cryptographic algorithms is the AES algorithm, which has immunity against comprehensive key search attacks and has not been known to be cracked until now. But the AES algorithm requires high computing capabilities, which are not available in some IoT devices due to the limited resources of those devices, which become less useful when used with sequential processing. So, there is a necessity to use parallel processing to speed up the processing while implementing the AES algorithm to save time and cost. This requires designing processing architectures using modern technology to conduct parallel processing. (Nabil et al., 2020), (Arul Murugan et al., 2020), (Rajasekar & Mangalam, 2020), (Rao & Sharma, 2017).

Many techniques can be used for parallel processing in hardware and software for implementing parallel processing. One of the suitable candidates' approaches to achieving this goal is field-programmable gate arrays (FPGAs), which have good features such as reliability, flexibility, low cost, and long-term maintenance that meet processing requirements suitable for IoT environments. (Boutros & Betz, 2021), (Jasim Shaban, 2020) (Behera et al., 2019), (Shiddibhavi, 2019).

### **1.3 Research Objective**

This research aims to design and optimize an end-to-end architecture implementing an AES algorithm on FPGA to optimize power, increase processing speed, and evaluate its effectiveness. Specifically, to study the following.

1. To design an end-to-end architecture suitable for implementing the AES algorithm in an IoT environment.
2. To improve data processing speed and gain high throughput by implementing temporal and spatial parallelism.
3. To evaluate the design performance of the proposed architecture in term of its performance efficiency.

### **1.4 Research Scope**

In the Internet of Things environment, huge amounts of data, especially images, are transmitted. The processing of these images requires high computing power. Thus, in order to obtain high throughput, the design and implementation of a processing architecture capable of performing the required processors; such as image encryption and decryption quickly. The dissertation focuses on speeding up the image processing transmitted through

IoT environments due to some resource constraints to obtain higher throughput. The processing speed depends on designing a parallel processing architecture that makes use of modern FPGA techniques. The FPGA technique provides a reconfigured integrated circuit containing Configurable Logic Blocks (CLBs) arrays. In addition, the application of the spatial and temporal parallelism method in behavior design leads to a high-performance power processor with high throughput, called "processed quad computing engines." To secure the transmitted image within IoT applications, a secure cryptographic 128-bit AES algorithm is used to encrypt images while transferring in an IoT environment to ensure security by coding it in VHDL and simulating it on board an FPGA.

The proposed architecture takes into consideration using a heterogeneous device, different devices at the sender and receiver. The DE1-SoC and NEEK board's hardware implementation is a Cyclone V (5CSEMA5F31C6) FPGA device running at 50 MHz. However, the FPGA chip's processing handles all data and directive operations to manipulate the area and the engine's throughput and  $F(\max)$  to achieve a low-area, high-performance implementation of the process.

## **1.5 Thesis Organization**

The thesis organization contains five chapters as follows: Chapter 2 introduces the FPGA-IoT. This chapter introduces a briefly related work that was accomplished in this area of FPGA architectures and the system advantages, and introduction of various aspects of FPGA applications with IoT. Chapter 3 describes the implementation of the AES algorithm with a new architecture to achieve the project's goal. The chapter provides a highlighted overview of the Parallelism design, its modules, and their functionality. Chapter 4 presents the results obtained, a discussion, and a detailed explanation of the investigation and

implementation phases. Chapter 5 conclude the entire implementation of the system and future work is also discussed.

©This item is protected by original copyright